Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPH9R00CQH

TOSHIBA SEMICONDUCTOR AND STORAGE · Global Sourcing Parts · SOP-8

TPH9R00CQH from TOSHIBA SEMICONDUCTOR AND STORAGE, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Source passive Source terminal of the MOSFET; the datasheet lists pins 1, 2 and 3 as Source, with a gate-source voltage rating of ±20 V (VGSS).
2 Source passive Source terminal of the MOSFET, one of pins 1, 2 and 3 listed as Source, with a gate-source voltage rating of ±20 V (VGSS).
3 Source passive Source terminal of the MOSFET, one of pins 1, 2 and 3 listed as Source, with a gate-source voltage rating of ±20 V (VGSS).
4 Gate input Gate terminal of the MOSFET; the gate-source voltage rating is ±20 V (VGSS).
5 Drain passive Drain terminal of the MOSFET; the drain-source voltage rating is 150 V (VDSS).
6 Drain passive Drain terminal of the MOSFET; the drain-source voltage rating is 150 V (VDSS).
7 Drain passive Drain terminal of the MOSFET; the drain-source voltage rating is 150 V (VDSS).
8 Drain passive Drain terminal of the MOSFET; the drain-source voltage rating is 150 V (VDSS).

Key specifications

Parameter Value
Manufacturer TOSHIBA SEMICONDUCTOR AND STORAGE
Package SOP-8
Category Global Sourcing Parts
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-source voltage VDSS 150 V 2
Gate-source voltage VGSS -20 20 V 2
Drain current (DC) ID 64 A Tc = 25 °C 2
Drain current (DC) ID 108 A Silicon limit 2
Drain current (pulsed) IDP 320 A t = 100 µs 2
Single-pulse avalanche energy EAS 139 mJ Note 5: VDD = 60 V, Tch = 25 °C (initial), L = 47 µH, IAS = 64 A 2
Single-pulse avalanche current IAS 64 A Note 5: VDD = 60 V, Tch = 25 °C (initial), L = 47 µH 2
Channel temperature Tch 175 °C 2
Storage temperature Tstg -55 175 °C 2
Channel-to-case thermal resistance Rth(ch-c) 0.71 °C/W Tc = 25 °C 2
Channel-to-ambient thermal resistance Rth(ch-a) 50 °C/W Ta = 25 °C, Note 3: glass-epoxy board (a), Figure 5.1 2
Channel-to-ambient thermal resistance Rth(ch-a) 156 °C/W Ta = 25 °C, Note 4: glass-epoxy board (b), Figure 5.2 2
Gate leakage current IGSS -0.1 0.1 µA VGS = ±20 V, VDS = 0 V 3
Drain cut-off current IDSS 10 µA VDS = 150 V, VGS = 0 V 3
Drain-source breakdown voltage V(BR)DSS 150 V ID = 10 mA, VGS = 0 V 3
Drain-source breakdown voltage V(BR)DSX 130 V ID = 10 mA, VGS = -20 V 3
Gate threshold voltage Vth 3.3 4.3 V VDS = 10 V, ID = 1.0 mA 3
Drain-source on-resistance RDS(ON) 7.9 11 mΩ VGS = 8 V, ID = 22 A 3
Drain-source on-resistance RDS(ON) 7.3 9 mΩ VGS = 10 V, ID = 32 A 3
Input capacitance Ciss 3500 5400 pF VDS = 75 V, VGS = 0 V, f = 1 MHz 3
Reverse transfer capacitance Crss 19 52 pF VDS = 75 V, VGS = 0 V, f = 1 MHz 3
Gate resistance rg 1.3 2 Ω 3
Reverse drain current (pulsed) IDRP 320 A t = 100 µs 4
Diode forward voltage VDSF -1.2 V IDR = 32 A, VGS = 0 V 4

CAD (KiCad official)

  • Symbol: TPH9R00CQH
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tph9r00cqh-etched.step / tph9r00cqh-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tph9r00cqh.step / tph9r00cqh.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA SEMICONDUCTOR AND STORAGE datasheet (10 pp, sha256 6c56948a378ef236, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF