component

TPESD5V0J4

Public Made by Adom

by adom

TECH PUBLIC ESD And Surge Protection (TVS/ESD), SOT-353-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentcircuit protectiontpesd5v0j4factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers tpesd5v0j4: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
tpesd5v0j4-etched.glb Publish 0.1.0 · Ray 16d ago
tpesd5v0j4-etched.step tpesd5v0j4: factory component page (tier=lcsc) · Ray 16d ago
tpesd5v0j4-hero.glb tpesd5v0j4: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
tpesd5v0j4-hero.overlay.json Publish 0.1.0 · Ray 16d ago
tpesd5v0j4.glb Publish 0.1.0 · Ray 16d ago
tpesd5v0j4.kicad_mod Publish 0.1.0 · Ray 16d ago
tpesd5v0j4.kicad_sym Publish 0.1.0 · Ray 16d ago
tpesd5v0j4.lbr Publish 0.1.0 · Ray 16d ago
tpesd5v0j4.step Publish 0.1.0 · Ray 16d ago

TPESD5V0J4

TECH PUBLIC · ESD And Surge Protection (TVS/ESD) · SOT-353-5

TPESD5V0J4 from TECH PUBLIC, in a SOT-353-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O1 passive TVS protected I/O line 1, steered by diodes to the common center node (pin 2); reverse working voltage 5V max, 100nA max leakage at VRWM=5V.
2 GND power_in Common ground node of the TVS array, connected to the steering diodes and center clamp; I/O to GND capacitance 60pF typ, 90pF max at VR=0V, f=1MHz.
3 I/O2 passive TVS protected I/O line 2, steered by diodes to the common center node (pin 2); ESD rated ±30kV air and contact per IEC61000-4-2.
4 I/O3 passive TVS protected I/O line 3, steered by diodes to the common center node (pin 2); clamping voltage 11V max at IPP=4.5A (8/20µs).
5 I/O4 passive TVS protected I/O line 4, steered by diodes to the common center node (pin 2); clamping voltage 14V max at IPP=10A (8/20µs).

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-353-5
Category Circuit Protection
Pins 5

CAD (KiCad official)

  • Symbol: TPESD5V0J4
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SOT-353-5 (KiCad packages3D, STEP)
  • 3D model files: tpesd5v0j4-etched.step / tpesd5v0j4-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpesd5v0j4.step / tpesd5v0j4.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (4 pp, sha256 ed5433fd38f9e47e, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF