component

TPESD15VS5UD

Public Made by Adom

by adom

TECH PUBLIC ESD And Surge Protection (TVS/ESD), SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentcircuit protectiontpesd15vs5udfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tpesd15vs5ud: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
tpesd15vs5ud-etched.glb Publish 0.1.0 · Ray 1d ago
tpesd15vs5ud-etched.step tpesd15vs5ud: factory component page (tier=lcsc) · Ray 1d ago
tpesd15vs5ud-hero.glb tpesd15vs5ud: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
tpesd15vs5ud-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tpesd15vs5ud.glb Publish 0.1.0 · Ray 1d ago
tpesd15vs5ud.kicad_mod Publish 0.1.0 · Ray 1d ago
tpesd15vs5ud.kicad_sym Publish 0.1.0 · Ray 1d ago
tpesd15vs5ud.lbr Publish 0.1.0 · Ray 1d ago
tpesd15vs5ud.step Publish 0.1.0 · Ray 1d ago

TPESD15VS5UD

TECH PUBLIC · ESD And Surge Protection (TVS/ESD) · SOT-23-6

TPESD15VS5UD from TECH PUBLIC, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O1 passive ESD-protected I/O line (diode cathode to common node), reverse working voltage 15V max to ground, 80pF max capacitance to GND.
2 GND power_in Common ground/anode node of the diode array, reference for all I/O pins.
3 I/O2 passive ESD-protected I/O line (diode cathode to common node), reverse working voltage 15V max to ground, 80pF max capacitance to GND.
4 I/O3 passive ESD-protected I/O line (diode cathode to common node), reverse working voltage 15V max to ground, 80pF max capacitance to GND.
5 I/O4 passive ESD-protected I/O line (diode cathode to common node), reverse working voltage 15V max to ground, 80pF max capacitance to GND.
6 I/O5 passive ESD-protected I/O line (diode cathode to common node), reverse working voltage 15V max to ground, 80pF max capacitance to GND.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-23-6
Category Circuit Protection
Pins 6

CAD (KiCad official)

  • Symbol: TPESD15VS5UD
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tpesd15vs5ud-etched.step / tpesd15vs5ud-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpesd15vs5ud.step / tpesd15vs5ud.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (4 pp, sha256 3fb2ed1c2390209a, retrieved 2026-11-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF