main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers tpesd0502s6: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
tpesd0502s6-etched.glb Publish 0.1.0 · Ray 7d ago
tpesd0502s6-etched.step tpesd0502s6: factory component page (tier=lcsc) · Ray 7d ago
tpesd0502s6-hero.glb tpesd0502s6: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
tpesd0502s6-hero.overlay.json Publish 0.1.0 · Ray 7d ago
tpesd0502s6.glb Publish 0.1.0 · Ray 7d ago
tpesd0502s6.kicad_mod Publish 0.1.0 · Ray 7d ago
tpesd0502s6.kicad_sym Publish 0.1.0 · Ray 7d ago
tpesd0502s6.lbr Publish 0.1.0 · Ray 7d ago
tpesd0502s6.step Publish 0.1.0 · Ray 7d ago

TPESD0502S6

TECH PUBLIC · ESD Protection Devices · SOT-23-6L

TPESD0502S6 from TECH PUBLIC, in a SOT-23-6L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O1 passive ESD-protected data line 1, internally connected to pin 6, with 3.5 pF typical junction capacitance to GND at 0 V and 1 MHz.
2 GND power_in Ground reference for the ESD protection diodes.
3 I/O2 passive ESD-protected data line 2, internally connected to pin 4, with a 5 V reverse stand-off voltage.
4 I/O2 passive ESD-protected data line 2, internally connected to pin 3, with a 5 V reverse stand-off voltage.
5 VBUS power_in Connection to the supply or bus rail, 5 V working voltage, to which the steering diodes clamp.
6 I/O1 passive ESD-protected data line 1, internally connected to pin 1, protected to IEC61000-4-2 at ±15 kV air and ±8 kV contact.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-23-6L
Category Circuit Protection
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
ESD voltage (HBM contact) VESD -8 8 kV 2
ESD voltage (AIR contact) -15 15 kV 2
Lead soldering temperature TL 260 °C 10 sec. 2
Storage & operating temperature range TSTG, TJ -55 150 °C 2
Reverse stand-off voltage VRWM 5 V 2
Reverse breakdown voltage VBR 6 V IBR=1mA 2
Reverse leakage current IR 1 µA VR=5.25V, each I/O pin 2
Clamping voltage (tp=8/20µs) VC 12 V IPP=1A, tp=8/20µs 2
Clamping voltage (tp=8/20µs) VC 17 V IPP=5A, tp=8/20µs 2
Off state junction capacitance CJ 3.5 pF 0Vdc, f=1MHz, between I/O pins and GND 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin Lead Finish: Matte Tin I/O1 1

CAD (KiCad official)

  • Symbol: TPESD0502S6
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6L (KiCad packages3D, STEP)
  • 3D model files: tpesd0502s6-etched.step / tpesd0502s6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpesd0502s6.step / tpesd0502s6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (4 pp, sha256 a5398e32c528d4b2, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF