TPD4E1U06DCKR-N

{
  "slug": "tpd4e1u06dckr-n",
  "version": "0.1.0",
  "type": "component",
  "description": "BORN ESD And Surge Protection (TVS/ESD), SOT-363. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "circuit protection",
    "tpd4e1u06dckr-n",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "tpd4e1u06dckr-n.kicad_sym",
    "tpd4e1u06dckr-n.kicad_mod",
    "tpd4e1u06dckr-n.glb",
    "tpd4e1u06dckr-n.step",
    "tpd4e1u06dckr-n.lbr",
    "docs/hero.png",
    "docs/tpd4e1u06dckr-n-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "tpd4e1u06dckr-n-hero.glb",
    "tpd4e1u06dckr-n-hero.overlay.json",
    "tpd4e1u06dckr-n-etched.glb"
  ],
  "component": {
    "mpn": "TPD4E1U06DCKR-N",
    "manufacturer": "BORN",
    "package": "SOT-363",
    "pin_count": 6,
    "category": "Circuit Protection",
    "subcategory": "ESD And Surge Protection (TVS/ESD)",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603183962353790976",
    "parts": {
      "symbol": "tpd4e1u06dckr-n.kicad_sym",
      "footprint": "tpd4e1u06dckr-n.kicad_mod",
      "model_3d": "tpd4e1u06dckr-n-hero.glb",
      "model_3d_plain": "tpd4e1u06dckr-n-etched.glb",
      "model_3d_step": "tpd4e1u06dckr-n-etched.step",
      "model_3d_step_plain": "tpd4e1u06dckr-n.step",
      "lbr": "tpd4e1u06dckr-n.lbr"
    },
    "distributor_links": {
      "lcsc": "C6165127"
    },
    "distributor_check": {
      "checked_at": "2026-10-18T20:15:40Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": null,
        "status": "quota"
      },
      "mouser": {
        "pn": null,
        "status": "quota"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "I/O",
        "type": "bidirectional",
        "description": "Protected data/power line I/O; the datasheet rates the line for a working peak reverse voltage (VRWM) of 5.0 V and a peak pulse current of 3.5 A (8/20 µs), with I/O-to-GND capacitance of 0.35 to 0.5 pF."
      },
      {
        "number": "2",
        "name": "GND",
        "type": "power_in",
        "description": "Ground reference pin for the ESD protection diode array."
      },
      {
        "number": "3",
        "name": "I/O",
        "type": "bidirectional",
        "description": "Protected data/power line I/O; the datasheet rates the line for a working peak reverse voltage (VRWM) of 5.0 V and a peak pulse current of 3.5 A (8/20 µs), with I/O-to-GND capacitance of 0.35 to 0.5 pF."
      },
      {
        "number": "4",
        "name": "I/O",
        "type": "bidirectional",
        "description": "Protected data/power line I/O; the datasheet rates the line for a working peak reverse voltage (VRWM) of 5.0 V and a peak pulse current of 3.5 A (8/20 µs), with I/O-to-GND capacitance of 0.35 to 0.5 pF."
      },
      {
        "number": "5",
        "name": "Vcc",
        "type": "power_in",
        "description": "Vcc pin of the device as shown in the pin configuration; the datasheet gives no separate voltage limit for this pin."
      },
      {
        "number": "6",
        "name": "I/O",
        "type": "bidirectional",
        "description": "Protected data/power line I/O; the datasheet rates the line for a working peak reverse voltage (VRWM) of 5.0 V and a peak pulse current of 3.5 A (8/20 µs), with I/O-to-GND capacitance of 0.35 to 0.5 pF."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: Pinout is taken from the schematic/pin configuration diagram on page 1, where the SOT363 layout read; The datasheet names pin 5 as Vcc but gives no supply voltage, current, or function beyond the pin co; Per-line descriptions reuse the device-wide ratings (VRWM 5.0 V, IPP 3.5 A, Cj 0.35-0.5 pF I/O-to-GN"
        ],
        "pages_sent": 4,
        "cost_usd": 0.0301,
        "at": "2026-10-18T20:13:28"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603183962353790976",
        "pages": 4,
        "sha256": "dcccc121aeb08d12",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 6,
        "described": 6,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "tpd4e1u06dckr-n.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          2.1,
          2.0,
          1.1
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "045cc95e18ee7a13d1623c3ce6604fc833049bdb4f952f68c26e3c5767d122e4",
        "checked": "2026-10-18",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "tpd4e1u06dckr-n-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          2.1,
          2.0,
          1.1
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "11415d6e4e2761cd7fce00afea7d5a9df4e133741fee2ae7fc6b93fbb11aa984",
        "checked": "2026-10-18",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}