component

TPD2E001DRLR-TP

Public Made by Adom

by adom

TECH PUBLIC ESD Protection Devices, SOT-553. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttvs-fuse-board level protectiontpd2e001drlr-tpfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers tpd2e001drlr-tp: viewers · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago
tpd2e001drlr-tp-etched.glb Publish 0.1.0 · Ray 13d ago
tpd2e001drlr-tp-etched.step tpd2e001drlr-tp: factory component page (tier=lcsc) · Ray 13d ago
tpd2e001drlr-tp-hero.glb tpd2e001drlr-tp: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
tpd2e001drlr-tp-hero.overlay.json Publish 0.1.0 · Ray 13d ago
tpd2e001drlr-tp.glb Publish 0.1.0 · Ray 13d ago
tpd2e001drlr-tp.kicad_mod Publish 0.1.0 · Ray 13d ago
tpd2e001drlr-tp.kicad_sym Publish 0.1.0 · Ray 13d ago
tpd2e001drlr-tp.lbr Publish 0.1.0 · Ray 13d ago
tpd2e001drlr-tp.step Publish 0.1.0 · Ray 13d ago

TPD2E001DRLR-TP

TECH PUBLIC · ESD Protection Devices · SOT-553

TPD2E001DRLR-TP from TECH PUBLIC, in a SOT-553. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Supply/reference pin of the steering-diode ESD array, connected to the bus supply (UBUS) in the application schematic with a 0.1uF capacitor to ground, with low operating voltage of 5.5V.
2 N.C unconnected No internal connection; left unconnected in the application schematic.
3 IO1 passive ESD-protected I/O channel 1 with 1.5pF max junction capacitance, reverse working voltage 5.5V and ±15kV contact / ±20kV air ESD protection per IEC 61000-4-2.
4 GND power_in Ground reference pin to which the I/O pins are clamped, connected to system ground in the application schematic.
5 IO2 passive ESD-protected I/O channel 2 with 1.5pF max junction capacitance, reverse working voltage 5.5V and ±15kV contact / ±20kV air ESD protection per IEC 61000-4-2.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-553
Category TVS/Fuse/Board Level Protection
Pins 5

CAD (KiCad official)

  • Symbol: TPD2E001DRLR-TP
  • Footprint: Package_TO_SOT_SMD:SOT-553
  • 3D model: SOT-553 (KiCad packages3D, STEP)
  • 3D model files: tpd2e001drlr-tp-etched.step / tpd2e001drlr-tp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpd2e001drlr-tp.step / tpd2e001drlr-tp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (4 pp, sha256 dd226ab2f5688a68, retrieved 2026-10-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF