component

TPCESDBLC5V0AP

Public Made by Adom

by adom

TECH PUBLIC ESD Protection Devices, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttvs-fuse-board level protectiontpcesdblc5v0apfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers tpcesdblc5v0ap: viewers · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago
tpcesdblc5v0ap-etched.glb Publish 0.1.0 · Ray 12d ago
tpcesdblc5v0ap-etched.step tpcesdblc5v0ap: factory component page (tier=lcsc) · Ray 12d ago
tpcesdblc5v0ap-hero.glb tpcesdblc5v0ap: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
tpcesdblc5v0ap-hero.overlay.json Publish 0.1.0 · Ray 12d ago
tpcesdblc5v0ap.glb Publish 0.1.0 · Ray 12d ago
tpcesdblc5v0ap.kicad_mod Publish 0.1.0 · Ray 12d ago
tpcesdblc5v0ap.kicad_sym Publish 0.1.0 · Ray 12d ago
tpcesdblc5v0ap.lbr Publish 0.1.0 · Ray 12d ago
tpcesdblc5v0ap.step Publish 0.1.0 · Ray 12d ago

TPCESDBLC5V0AP

TECH PUBLIC · ESD Protection Devices · SOT-23

TPCESDBLC5V0AP from TECH PUBLIC, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O1 passive Protected line 1, connected through a bi-directional TVS pair to pin 3, with reverse working voltage up to 5V and breakdown voltage of 5.6V min to 8.4V max at 1mA.
2 I/O2 passive Protected line 2, connected through a bi-directional TVS pair to pin 3, with reverse working voltage up to 5V and breakdown voltage of 5.6V min to 8.4V max at 1mA.
3 COMMON passive Common node shared by both TVS pairs from pins 1 and 2, with junction capacitance of 15pF typ and 20pF max to pin 1 or pin 2 at VR=0 and 1MHz.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-23
Category TVS/Fuse/Board Level Protection
Pins 3

CAD (KiCad official)

  • Symbol: TPCESDBLC5V0AP
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: tpcesdblc5v0ap-etched.step / tpcesdblc5v0ap-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpcesdblc5v0ap.step / tpcesdblc5v0ap.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (4 pp, sha256 2b568d1ab001ec3a, retrieved 2026-10-28, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF