main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers tp402c50s5: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
tp402c50s5-etched.glb Publish 0.1.0 · Ray 17d ago
tp402c50s5-etched.step tp402c50s5: factory component page (tier=lcsc) · Ray 17d ago
tp402c50s5-hero.glb tp402c50s5: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
tp402c50s5-hero.overlay.json Publish 0.1.0 · Ray 17d ago
tp402c50s5.glb Publish 0.1.0 · Ray 17d ago
tp402c50s5.kicad_mod Publish 0.1.0 · Ray 17d ago
tp402c50s5.kicad_sym Publish 0.1.0 · Ray 17d ago
tp402c50s5.lbr Publish 0.1.0 · Ray 17d ago
tp402c50s5.step Publish 0.1.0 · Ray 17d ago

TP402C50S5

TECH PUBLIC · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TP402C50S5 from TECH PUBLIC, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input of supply voltage; continuous input range -0.3 V to 40 V absolute maximum, supply voltage max 38 V.
2 GND power_in Ground (VSS) of the regulator.
3 EN input Enable control input (CE); VIH min 1.2 V rising, VIL max 0.5 V falling, voltage range -0.3 V to 40 V absolute maximum.
4 NC unconnected No internal connection.
5 VOUT power_out Regulated output of the regulator (5.0 V version for TP402C50S5), up to 250 mA typical, current limited internally.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TP402C50S5
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tp402c50s5-etched.step / tp402c50s5-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tp402c50s5.step / tp402c50s5.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (6 pp, sha256 5651502f8a5d3984, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF