component

tp181c33s5-1

Public Made by Adom

by adom

TECH PUBLIC Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tp181c33s5-1factory-2.0.0extractor-text
Overview Files Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 11d ago
viewers Publish 0.1.0 · Ray 11d ago
package.json Publish 0.1.0 · Ray 11d ago
page.json Publish 0.1.0 · Ray 11d ago
README.md Publish 0.1.0 · Ray 11d ago
tp181c33s5-1-etched.glb Publish 0.1.0 · Ray 11d ago
tp181c33s5-1-hero.glb Publish 0.1.0 · Ray 11d ago
tp181c33s5-1-hero.overlay.json Publish 0.1.0 · Ray 11d ago
tp181c33s5-1.glb Publish 0.1.0 · Ray 11d ago
tp181c33s5-1.kicad_mod Publish 0.1.0 · Ray 11d ago
tp181c33s5-1.kicad_sym Publish 0.1.0 · Ray 11d ago
tp181c33s5-1.lbr Publish 0.1.0 · Ray 11d ago
tp181c33s5-1.step Publish 0.1.0 · Ray 11d ago

TP181C33S5-1

TECH PUBLIC · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TP181C33S5-1 from TECH PUBLIC, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Power supply input; the datasheet gives an absolute maximum of -0.3 to +20 V and a maximum operating input voltage of 18 V.
2 GND power_in Ground terminal.
3 CE input Chip enable input; VCEH is at least 1.3 V (enabled) and VCEL is at most 0.7 V (disabled), with an absolute maximum of GND-0.3 to VIN+0.3 V.
4 NC unconnected No connection.
5 VOUT power_out Regulated output; the 3.3 V option (TP181C33) has an output of 3.234 to 3.366 V and a maximum output current of 300 mA typical, with an absolute maximum of GND-0.3 to 7 V.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TP181C33S5-1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tp181c33s5-1-etched.step / tp181c33s5-1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tp181c33s5-1.step / tp181c33s5-1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (9 pp, sha256 72797d93de93372e, retrieved 2026-10-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF