component

TP132LC25D4

Public Made by Adom

by adom

TECH PUBLIC Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, DFN-4(1x1). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tp132lc25d4factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers tp132lc25d4: viewers · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago
tp132lc25d4-etched.glb tp132lc25d4: factory component page (tier=lcsc) · Ray 20d ago
tp132lc25d4-etched.step tp132lc25d4: factory component page (tier=lcsc) · Ray 20d ago
tp132lc25d4-hero.glb tp132lc25d4: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
tp132lc25d4-hero.overlay.json Publish 0.1.0 · Ray 20d ago
tp132lc25d4.glb Publish 0.1.0 · Ray 20d ago
tp132lc25d4.kicad_mod Publish 0.1.0 · Ray 20d ago
tp132lc25d4.kicad_sym Publish 0.1.0 · Ray 20d ago
tp132lc25d4.lbr Publish 0.1.0 · Ray 20d ago
tp132lc25d4.step Publish 0.1.0 · Ray 20d ago

TP132LC25D4

TECH PUBLIC · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · DFN-4(1x1)

TP132LC25D4 from TECH PUBLIC, in a DFN-4(1x1). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUT power_out Regulated output pin (2.5V version for TP132LC25D4), with a 1µF ceramic output capacitor shown in the typical application circuit; VOUT range -0.3V to VIN+0.3V absolute maximum.
2 VSS/GND power_in Ground pin, connected to the system ground in the typical application circuit.
3 CE input Chip enable pin; CE high voltage is 1.5V min up to VIN and CE low voltage is 0.3V max, with standby current of 0.1µA max when CE=VSS.
4 VIN power_in Power input pin, operating input range 1.8V to 7.0V with an absolute maximum of 7V and a 1µF ceramic input capacitor shown in the typical application circuit.
5 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package DFN-4(1x1)
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TP132LC25D4
  • Footprint: Package_DFN_QFN:UDFN-4-1EP_1x1mm_P0.65mm_EP0.48x0.48mm
  • 3D model: DFN-4(1x1) (KiCad packages3D, STEP)
  • 3D model files: tp132lc25d4-etched.step / tp132lc25d4-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tp132lc25d4.step / tp132lc25d4.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (9 pp, sha256 80fbc641b4994465, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF