main
History Download
Ray Publish 0.1.0 87e273d 8h ago

TP1282L1-SR

3PEAK · New Arrivals · SOP-8

TP1282L1-SR from 3PEAK, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Out A output Output of amplifier A.
2 −In A input Inverting input of amplifier A.
3 +In A input Noninverting input of amplifier A.
4 −VS power_in Negative power supply.
5 +In B input Noninverting input of amplifier B.
6 −In B input Inverting input of amplifier B.
7 Out B output Output of amplifier B.
8 +VS power_in Positive power supply.

Key specifications

Parameter Value
Manufacturer 3PEAK
Package SOP-8
Category Others
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage Range VS 4.5 36 V 8
Quiescent Current per Amplifier IQ 1 1.6 mA VS = 30 V, TP1282/TP1284 8
Quiescent Current per Amplifier IQ 2.5 mA -40°C to 125°C, VS = 30 V, TP1282/TP1284 8
Power Supply Rejection Ratio PSRR 105 130 dB VS = 4.5 V to 36 V 8
Power Supply Rejection Ratio PSRR 100 dB -40°C to 125°C, VS = 4.5 V to 36 V 8
Input Offset Voltage VOS -100 50 100 μV VS = 30 V, VCM = 15 V, TP1281/TP1282 8
Input Offset Voltage VOS -400 400 μV -40°C to 85°C, VS = 30 V, VCM = 15 V, TP1281/TP1282 8
Input Offset Voltage VOS -600 600 μV -40°C to 125°C, VS = 30 V, VCM = 15 V, TP1281/TP1282 8
Input Offset Voltage VOS -150 50 150 μV VS = 5 V, VCM = 2.5 V, TP1281/TP1282 8
Input Offset Voltage VOS -500 500 μV -40°C to 85°C, VS = 5 V, VCM = 2.5 V, TP1281/TP1282 8
Input Offset Voltage Drift VOS TC 1 μV/°C -40°C to 125°C 8
Input Bias Current IB 80 pA -40°C to 85°C 8
Input Bias Current IB 1000 pA -40°C to 125°C 8
Different Input Current IIN 10 100 nA VS = 36 V, VID = 36 V 8
Different Input Current IIN 100 300 nA -40°C to 125°C 8
Open-loop Voltage Gain Av 120 130 dB VS = 30 V, VOUT = 0.5 V to 29.5 V 9
Open-loop Voltage Gain Av 105 dB -40°C to 125°C, VS = 30 V, VOUT = 0.5 V to 29.5 V 9
Common Mode Rejection Ratio CMRR 100 125 dB VCM = 0.5 V to 28.5 V 9
Common Mode Rejection Ratio CMRR 95 dB -40°C to 125°C, VCM = 0.5 V to 28.5 V 9
Output Swing from Positive Rail VOH 5 15 mV RLOAD = 100 kΩ to VS/2 9
Output Swing from Positive Rail VOH 30 mV -40°C to 85°C, RLOAD = 100 kΩ to VS/2 9
Output Swing from Positive Rail VOH 40 mV -40°C to 125°C, RLOAD = 100 kΩ to VS/2 9
Output Swing from Positive Rail VOH 50 80 mV RLOAD = 10 kΩ to VS/2 9
Output Swing from Positive Rail VOH 120 mV -40°C to 85°C, RLOAD = 10 kΩ to VS/2 9
Output Swing from Positive Rail VOH 130 mV -40°C to 125°C, RLOAD = 10 kΩ to VS/2 9
Output Swing from Negative Rail VOL 5 10 mV RLOAD = 100 kΩ to VS/2 9
Output Swing from Negative Rail VOL 20 mV -40°C to 85°C, RLOAD = 100 kΩ to VS/2 9
Output Swing from Negative Rail VOL 25 mV -40°C to 125°C, RLOAD = 100 kΩ to VS/2 9
Output Swing from Negative Rail VOL 40 50 mV RLOAD = 10 kΩ to VS/2 9
Output Swing from Negative Rail VOL 80 mV -40°C to 85°C, RLOAD = 10 kΩ to VS/2 9
Output Swing from Negative Rail VOL 100 mV -40°C to 125°C, RLOAD = 10 kΩ to VS/2 9
Output Short-Circuit Current, Source ISC 20 32 mA Source current 9
Output Short-Circuit Current, Sink ISC 15 25 mA Sink current 9
Slew Rate SR 13 20 V/μs G = 1, 10 V step 9
Slew Rate SR 10 V/μs -40°C to 125°C, G = 1, 10 V step 9
Supply Voltage (+VS), (−VS) 40 V 7
Input Current, +IN / −IN -10 10 mA Footnote (2): input/output beyond negative supply limited 7
Maximum Junction Temperature TJ 150 °C 7
Operating Temperature Range TA -40 125 °C 7
Storage Temperature Range TSTG -65 150 °C 7
Lead Temperature (Soldering) TL 260 °C 10 sec soldering 7
Thermal Resistance, Junction-to-Ambient, SOP8 θJA 158 °C/W SOP8 package 7
Thermal Resistance, Junction-to-Case, SOP8 θJC 43 °C/W SOP8 package 7

CAD (KiCad official)

  • Symbol: TP1282L1-SR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tp1282l1-sr-etched.step / tp1282l1-sr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tp1282l1-sr.step / tp1282l1-sr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: 3PEAK datasheet (25 pp, sha256 8c6c7d31d3b8463e, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF