component
TNPW060317K8BEEA
Public Made by Adomby adom
Vishay Intertech Chip Resistor - Surface Mount, 0603. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
John Lauer
Frame cached chip previews from model geometry and record camera-specific cache identity
fe2e4b7
29d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209
{
"schema": "adom/chip-artwork-cache@1",
"mpn": "TNPW060317K8BEEA",
"generatedBy": "OCCT 8 HLR from original full model and Adom Chip Laser inlay",
"generatedAtIso": "2026-09-10T13:29:41.195169+00:00",
"cacheKey": "708461cf21d93df0d8066631b1c8addb1e1b1cabecc764ec205fbc9ef1f28c03",
"recipe": {
"schema": "adom/chip-artwork-cache@1",
"sourceStepSha256": "8fe9ba5706ffaa001ec280abe05a6f532c0c2bbee5e7eb23445b1c58f845973a",
"displayGlbSha256": "9d2f773b96042347f8948a96af438b3f408f6f6e242420c01f9c5d1b0e6de1ae",
"markStepSha256": "8c2f0578a21a66912e3862eb69c5932e4df6e6c9d7dee96ede671903dda79d3e",
"sourceToDisplayMm": [
[
0.0,
1.0,
0.0,
-0.775
],
[
-1.0,
0.0,
0.0,
0.425
],
[
0.0,
0.0,
1.0,
0.0
],
[
0.0,
0.0,
0.0,
1.0
]
],
"markToDisplayMm": [
[
1.0,
0.0,
0.0,
0.0
],
[
0.0,
1.0,
0.0,
0.0
],
[
0.0,
0.0,
1.0,
0.006
],
[
0.0,
0.0,
0.0,
1.0
]
],
"view": [
1,
-1,
0.85
],
"right": [
1,
1,
0
],
"upAxis": "Z",
"units": "mm",
"chordToleranceMm": 0.002,
"generatorSha256": "1345c71ea042660d76b402748d73d1fcda589834b1fb2fdd7132d91dab201612",
"shadedPreview": {
"camera": [
0.0019902674211256053,
-0.0019902674211256057,
0.0019172255392002596
],
"target": [
-1.0842021724855044e-19,
-1.6263032587282571e-19,
0.0002254982312434954
],
"up": [
0,
0,
1
],
"sourceSha256": "9d2f773b96042347f8948a96af438b3f408f6f6e242420c01f9c5d1b0e6de1ae",
"method": "Babylon9 render target from currently reviewed wiki GLB; reference artwork temporarily hidden, camera restored; no re-etch"
}
},
"source": {
"step": "TNPW_e3_0603.stp",
"displayGlb": "TNPW060317K8BEEA.adom-reference-marked-v4.glb",
"markStep": "artwork/TNPW060317K8BEEA-inlay-source.step"
},
"marking": {
"text": "TNPW060317K8BEEA",
"placement": "Center of resistor top, text width limited to 45 percent of package length to stay off metal terminations",
"manufacturerMarking": false
},
"review": {
"orientation": "Z-up display reviewed; native seating and pin-1 separate",
"markingPlacement": "Previously visually reviewed display placement retained exactly",
"projectedArtwork": "Visually inspected: corrected MPN placement retained; chip geometry and top features visible. Native CAD qualification is separate."
},
"assets": [
{
"kind": "chip-shaded",
"label": "3D chip",
"path": "artwork/TNPW060317K8BEEA-chip-reviewed-v2.png",
"format": "png",
"width": 800,
"height": 600,
"sizeBytes": 70905,
"sha256": "fcbb48d23403ee58617c41d4bf59ffb47bddd95f07feff21d3c4addf20c4914e"
},
{
"kind": "chip-outline-preview",
"label": "Chip outline",
"path": "artwork/TNPW060317K8BEEA-chip-outline-preview.png",
"format": "png",
"width": 960,
"height": 960,
"transparent": true,
"sizeBytes": 11607,
"sha256": "d03d1f02af8ce00a375dcdd52c9230d680e5f03f4c759173a3547fa0391ede49"
},
{
"kind": "chip-outline",
"style": "symbol",
"path": "artwork/TNPW060317K8BEEA-3d-outline-reviewed-symbol.svg",
"format": "svg",
"width": 320,
"height": 320,
"transparent": true,
"sizeBytes": 44591,
"sha256": "7ca6d4d1b5627da36b33e5cbc8944a85fdfec600b228afa7b45ca15c04be44f1"
},
{
"kind": "chip-outline",
"style": "teal",
"path": "artwork/TNPW060317K8BEEA-3d-outline-reviewed-teal.svg",
"format": "svg",
"width": 320,
"height": 320,
"transparent": true,
"sizeBytes": 44591,
"sha256": "c5f42b07dede3d408a48f4cdc60cce438b3bd886f2b2206b1217d3b89c4dec98"
},
{
"kind": "chip-outline",
"style": "dark",
"path": "artwork/TNPW060317K8BEEA-3d-outline-reviewed-dark.svg",
"format": "svg",
"width": 320,
"height": 320,
"transparent": true,
"sizeBytes": 44591,
"sha256": "f1cae690e12072f3e0fae6ab494410726aba92ab50627349135cba2081e855c4"
},
{
"kind": "symbol-polyline-source",
"path": "artwork/TNPW060317K8BEEA-chip-outline-polylines.json",
"format": "json",
"sizeBytes": 16140,
"sha256": "822872af760da704bdcbdad31766675007af94c60894200746fc42910e0887dd"
},
{
"kind": "artwork-step",
"path": "artwork/TNPW060317K8BEEA-reviewed-artwork.step",
"format": "step",
"sizeBytes": 1296124,
"sha256": "db4e9158da2f4af5055bf4a66820efa0dd4af393ff5c345ad589fa7ec6352200",
"limitations": "Uncolored presentation derivative with virtual mark. Use original manufacturer STEP for physical design."
},
{
"kind": "mark-source",
"path": "artwork/TNPW060317K8BEEA-inlay-source.step",
"format": "step",
"sizeBytes": 2619304,
"sha256": "8c2f0578a21a66912e3862eb69c5932e4df6e6c9d7dee96ede671903dda79d3e",
"limitations": "Selected body plus virtual inlay, not the complete physical component."
}
],
"hints": [
"Reuse these cached assets before generating anything.",
"Verify source hashes and recipe before reuse; changed source, pose, marking placement or projection makes the affected cache stale.",
"Do not run generic top-face name emboss on this already marked derivative.",
"SVG pixel Y-down is a 2D projection convention; physical source-to-display is explicitly Z-up.",
"Manufacturer model authority, virtual marking review and native electrical/mechanical qualification are separate."
],
"verification": {
"status": "matched-at-publication",
"checkedAtIso": "2026-09-10T13:47:25.256634+00:00",
"checks": [
"Live source STEP hash",
"Live displayed GLB hash",
"All cached asset hashes"
],
"notContinuous": true
}
}