component
TNPW060310K0BEEA
Public Made by Adomby adom
Vishay Intertech Chip Resistor - Surface Mount, 0603. Unpolarised two-terminal part: the datasheet prints no pin numbers, so pins 1 and 2 follow the library convention, KiCad symbol/footprint/3D.
main
John Lauer
Frame cached chip previews from model geometry and record camera-specific cache identity
34a9b1b
29d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209
{
"schema": "adom/chip-artwork-cache@1",
"mpn": "TNPW060310K0BEEA",
"generatedBy": "OCCT 8 HLR from original full model and Adom Chip Laser inlay",
"generatedAtIso": "2026-09-10T13:29:42.883697+00:00",
"cacheKey": "2f96fb5990a717d4048db20a62c09479c7b617779dd4d24b31f01be6922029e2",
"recipe": {
"schema": "adom/chip-artwork-cache@1",
"sourceStepSha256": "8fe9ba5706ffaa001ec280abe05a6f532c0c2bbee5e7eb23445b1c58f845973a",
"displayGlbSha256": "893b1d1444c394bc44c8619a55cb69d0a890840dd6ae0db08f912e7adfe6b680",
"markStepSha256": "3503c23bf719ac56a904e41f40574c18f0ac449e2048ad7f2a833ab355c2e7ad",
"sourceToDisplayMm": [
[
0.0,
1.0,
0.0,
-0.775
],
[
-1.0,
0.0,
0.0,
0.425
],
[
0.0,
0.0,
1.0,
0.0
],
[
0.0,
0.0,
0.0,
1.0
]
],
"markToDisplayMm": [
[
1.0,
0.0,
0.0,
0.0
],
[
0.0,
1.0,
0.0,
0.0
],
[
0.0,
0.0,
1.0,
0.006
],
[
0.0,
0.0,
0.0,
1.0
]
],
"view": [
1,
-1,
0.85
],
"right": [
1,
1,
0
],
"upAxis": "Z",
"units": "mm",
"chordToleranceMm": 0.002,
"generatorSha256": "1345c71ea042660d76b402748d73d1fcda589834b1fb2fdd7132d91dab201612",
"shadedPreview": {
"camera": [
0.0019902674211256053,
-0.0019902674211256057,
0.0019172255392002596
],
"target": [
-1.0842021724855044e-19,
-1.6263032587282571e-19,
0.0002254982312434954
],
"up": [
0,
0,
1
],
"sourceSha256": "893b1d1444c394bc44c8619a55cb69d0a890840dd6ae0db08f912e7adfe6b680",
"method": "Babylon9 render target from currently reviewed wiki GLB; reference artwork temporarily hidden, camera restored; no re-etch"
}
},
"source": {
"step": "TNPW_e3_0603.stp",
"displayGlb": "TNPW060310K0BEEA.adom-reference-marked-v4.glb",
"markStep": "artwork/TNPW060310K0BEEA-inlay-source.step"
},
"marking": {
"text": "TNPW060310K0BEEA",
"placement": "Center of resistor top, text width limited to 45 percent of package length to stay off metal terminations",
"manufacturerMarking": false
},
"review": {
"orientation": "Z-up display reviewed; native seating and pin-1 separate",
"markingPlacement": "Previously visually reviewed display placement retained exactly",
"projectedArtwork": "Visually inspected: corrected MPN placement retained; chip geometry and top features visible. Native CAD qualification is separate."
},
"assets": [
{
"kind": "chip-shaded",
"label": "3D chip",
"path": "artwork/TNPW060310K0BEEA-chip-reviewed-v2.png",
"format": "png",
"width": 800,
"height": 600,
"sizeBytes": 70888,
"sha256": "ebf039204571207a5ac169a2fb6c065e219b765954e45847ba26780242126ec1"
},
{
"kind": "chip-outline-preview",
"label": "Chip outline",
"path": "artwork/TNPW060310K0BEEA-chip-outline-preview.png",
"format": "png",
"width": 960,
"height": 960,
"transparent": true,
"sizeBytes": 11588,
"sha256": "3e6f81de6a38232e1d2cf838a63e2e0574029ee68f94913ff57b31615ee472e8"
},
{
"kind": "chip-outline",
"style": "symbol",
"path": "artwork/TNPW060310K0BEEA-3d-outline-reviewed-symbol.svg",
"format": "svg",
"width": 320,
"height": 320,
"transparent": true,
"sizeBytes": 46108,
"sha256": "a7103e6a02d27a048755659190aa93ffd4b914947c0d57fed6d0219c4feac803"
},
{
"kind": "chip-outline",
"style": "teal",
"path": "artwork/TNPW060310K0BEEA-3d-outline-reviewed-teal.svg",
"format": "svg",
"width": 320,
"height": 320,
"transparent": true,
"sizeBytes": 46108,
"sha256": "520a81c4985b18ab2c09d936783d3d3cc923109e71b3525e23cf3f84df2ea22c"
},
{
"kind": "chip-outline",
"style": "dark",
"path": "artwork/TNPW060310K0BEEA-3d-outline-reviewed-dark.svg",
"format": "svg",
"width": 320,
"height": 320,
"transparent": true,
"sizeBytes": 46108,
"sha256": "cfb9d44c5b86c214c1c832915b12d705d15424e3054558b3249cc5a80676e13f"
},
{
"kind": "symbol-polyline-source",
"path": "artwork/TNPW060310K0BEEA-chip-outline-polylines.json",
"format": "json",
"sizeBytes": 16700,
"sha256": "70c751ec30caf3b8e51175c8d97b035ee76fa16cd9043d9c313be457bba12bdc"
},
{
"kind": "artwork-step",
"path": "artwork/TNPW060310K0BEEA-reviewed-artwork.step",
"format": "step",
"sizeBytes": 1352659,
"sha256": "6797d83e17d28e7c4653d77027e1485ca95fa651a97f0f9523e96b1b21fabaf0",
"limitations": "Uncolored presentation derivative with virtual mark. Use original manufacturer STEP for physical design."
},
{
"kind": "mark-source",
"path": "artwork/TNPW060310K0BEEA-inlay-source.step",
"format": "step",
"sizeBytes": 2732780,
"sha256": "3503c23bf719ac56a904e41f40574c18f0ac449e2048ad7f2a833ab355c2e7ad",
"limitations": "Selected body plus virtual inlay, not the complete physical component."
}
],
"hints": [
"Reuse these cached assets before generating anything.",
"Verify source hashes and recipe before reuse; changed source, pose, marking placement or projection makes the affected cache stale.",
"Do not run generic top-face name emboss on this already marked derivative.",
"SVG pixel Y-down is a 2D projection convention; physical source-to-display is explicitly Z-up.",
"Manufacturer model authority, virtual marking review and native electrical/mechanical qualification are separate."
],
"verification": {
"status": "matched-at-publication",
"checkedAtIso": "2026-09-10T13:47:28.190335+00:00",
"checks": [
"Live source STEP hash",
"Live displayed GLB hash",
"All cached asset hashes"
],
"notContinuous": true
}
}