component
TMS320F28035PNS
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-80(12x12). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+117@@ -0,0 +1,117 @@+# TMS320F28035PNS++**Texas Instruments** · Microcontrollers (MCU/MPU/SOC) · LQFP-80(12x12)++TMS320F28035PNS from Texas Instruments, in a LQFP-80(12x12). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | GPIO22/EQEP1S/LINTXA | bidirectional | General-purpose I/O 22 (default), alternate eQEP1 strobe or LIN transmit A; internal pull-up selectable. |+| 2 | GPIO32/SDAA/EPWMSYNCI/ADCSOCAO | bidirectional | General-purpose I/O 32 (default), alternate I2C data (open-drain), ePWM sync input or ADC start-of-conversion A output. |+| 3 | GPIO33/SCLA/EPWMSYNCO/ADCSOCBO | bidirectional | General-purpose I/O 33 (default), alternate I2C clock (open-drain), ePWM sync output or ADC start-of-conversion B output. |+| 4 | GPIO23/EQEP1I/LINRXA | bidirectional | General-purpose I/O 23 (default), alternate eQEP1 index or LIN receive A. |+| 5 | GPIO42/COMP1OUT | bidirectional | General-purpose I/O 42 (default) or direct output of comparator 1. |+| 6 | GPIO43/COMP2OUT | bidirectional | General-purpose I/O 43 (default) or direct output of comparator 2. |+| 7 | VDD | power_in | CPU and logic digital power pin; with internal VREG place a 1.2 µF capacitor between each VDD pin and ground. |+| 8 | VSS | power_in | Digital ground pin. |+| 9 | XRS | bidirectional | Device reset input and watchdog reset output (open-drain with internal pull-up); use a 2.2 kΩ to 10 kΩ resistor to VDDIO and no more than 100 nF to VSS. |+| 10 | TRST | input | JTAG test reset with internal pull-down; active high, must be held low during normal operation, external pull-down resistor required (typically 2.2 kΩ). |+| 11 | ADCINA7 | input | ADC group A, channel 7 input. |+| 12 | ADCINA6/COMP3A/AIO6 | bidirectional | ADC group A channel 6 input, comparator 3A input or digital AIO6. |+| 13 | ADCINA5 | input | ADC group A, channel 5 input. |+| 14 | ADCINA4/COMP2A/AIO4 | bidirectional | ADC group A channel 4 input, comparator 2A input or digital AIO4. |+| 15 | ADCINA3 | input | ADC group A, channel 3 input. |+| 16 | ADCINA2/COMP1A/AIO2 | bidirectional | ADC group A channel 2 input, comparator 1A input or digital AIO2. |+| 17 | ADCINA1 | input | ADC group A, channel 1 input. |+| 18 | ADCINA0 | input | ADC group A, channel 0 input. |+| 19 | VREFHI | input | ADC external reference high, used only in ADC external reference mode; must not exceed VDDA. |+| 20 | VDDA | power_in | Analog power pin; connect a 2.2 µF (typical) capacitor near this pin; 2.97 V to 3.63 V recommended. |+| 21 | VSSA | power_in | Analog ground pin. |+| 22 | VREFLO | input | ADC external reference low. |+| 23 | ADCINB0 | input | ADC group B, channel 0 input. |+| 24 | ADCINB1 | input | ADC group B, channel 1 input. |+| 25 | ADCINB2/COMP1B/AIO10 | bidirectional | ADC group B channel 2 input, comparator 1B input or digital AIO10. |+| 26 | ADCINB3 | input | ADC group B, channel 3 input. |+| 27 | ADCINB4/COMP2B/AIO12 | bidirectional | ADC group B channel 4 input, comparator 2B input or digital AIO12. |+| 28 | ADCINB5 | input | ADC group B, channel 5 input. |+| 29 | ADCINB6/COMP3B/AIO14 | bidirectional | ADC group B channel 6 input, comparator 3B input or digital AIO14. |+| 30 | ADCINB7 | input | ADC group B, channel 7 input. |+| 31 | GPIO27/HRCAP2/SPISTEB | bidirectional | General-purpose I/O 27 (default), alternate HRCAP2 input or SPI-B slave transmit enable. |+| 32 | GPIO31/CANTXA | bidirectional | General-purpose I/O 31 (default) or CAN transmit. |+| 33 | GPIO30/CANRXA | bidirectional | General-purpose I/O 30 (default) or CAN receive. |+| 34 | GPIO29/SCITXDA/SCLA/TZ3 | bidirectional | General-purpose I/O 29 (default), alternate SCI transmit, I2C clock (open-drain) or trip zone 3 input. |+| 35 | VSS | power_in | Digital ground pin. |+| 36 | VDDIO | power_in | Digital I/O buffer and Flash power pin; single supply when VREG enabled, 2.97 V to 3.63 V, decouple each pin. |+| 37 | GPIO26/HRCAP1/SPICLKB | bidirectional | General-purpose I/O 26 (default), alternate HRCAP1 input or SPI-B clock. |+| 38 | TEST2 | bidirectional | Test pin reserved for TI; must be left unconnected. |+| 39 | GPIO9/EPWM5B/LINTXA/HRCAP1 | bidirectional | General-purpose I/O 9 (default), alternate ePWM5 output B, LIN transmit A or HRCAP1 input. |+| 40 | GPIO28/SCIRXDA/SDAA/TZ2 | bidirectional | General-purpose I/O 28 (default), alternate SCI receive, I2C data (open-drain) or trip zone 2 input. |+| 41 | GPIO18/SPICLKA/LINTXA/XCLKOUT | bidirectional | General-purpose I/O 18 (default), alternate SPI-A clock, LIN transmit or XCLKOUT output clock. |+| 42 | GPIO17/SPISOMIA/TZ3 | bidirectional | General-purpose I/O 17 (default), alternate SPI-A slave out/master in or trip zone 3 input. |+| 43 | GPIO8/EPWM5A/ADCSOCAO | bidirectional | General-purpose I/O 8 (default), alternate ePWM5 output A or ADC start-of-conversion A output. |+| 44 | GPIO25/SPISOMIB | bidirectional | General-purpose I/O 25 (default) or SPI-B slave out/master in. |+| 45 | GPIO44 | bidirectional | General-purpose I/O 44. |+| 46 | GPIO16/SPISIMOA/TZ2 | bidirectional | General-purpose I/O 16 (default), alternate SPI-A slave in/master out or trip zone 2 input. |+| 47 | GPIO12/TZ1/SCITXDA/SPISIMOB | bidirectional | General-purpose I/O 12 (default), alternate trip zone 1 input, SCI transmit or SPI-B slave in/master out. |+| 48 | GPIO41/EPWM7B | bidirectional | General-purpose I/O 41 (default) or ePWM7 output B. |+| 49 | GPIO7/EPWM4B/SCIRXDA | bidirectional | General-purpose I/O 7 (default), alternate ePWM4 output B or SCI receive. |+| 50 | GPIO6/EPWM4A/EPWMSYNCI/EPWMSYNCO | bidirectional | General-purpose I/O 6 (default), alternate ePWM4 output A, external ePWM sync input or output. |+| 51 | X2 | output | On-chip 1.8 V crystal oscillator output; connect crystal/resonator between X1 and X2, leave unconnected if unused. |+| 52 | X1 | input | 1.8 V on-chip crystal oscillator input; connect to GND if unused, never apply 3.3 V. |+| 53 | VSS | power_in | Digital ground pin. |+| 54 | VDD | power_in | CPU and logic digital power pin; with internal VREG place a 1.2 µF capacitor between each VDD pin and ground. |+| 55 | GPIO19/XCLKIN/SPISTEA/LINRXA/ECAP1 | bidirectional | General-purpose I/O 19 (default), alternate external oscillator input, SPI-A slave transmit enable, LIN receive or eCAP1. |+| 56 | GPIO39 | bidirectional | General-purpose I/O 39. |+| 57 | GPIO38/TCK/XCLKIN | bidirectional | General-purpose I/O 38 (default), JTAG test clock input with internal pull-up, or external oscillator input. |+| 58 | GPIO37/TDO | bidirectional | General-purpose I/O 37 (default) or JTAG test data output (8 mA drive); also boot-mode select pin. |+| 59 | GPIO35/TDI | bidirectional | General-purpose I/O 35 (default) or JTAG test data input with internal pull-up. |+| 60 | GPIO36/TMS | bidirectional | General-purpose I/O 36 (default) or JTAG test mode select with internal pull-up. |+| 61 | GPIO11/EPWM6B/LINRXA/HRCAP2 | bidirectional | General-purpose I/O 11 (default), alternate ePWM6 output B, LIN receive or HRCAP2 input. |+| 62 | GPIO5/EPWM3B/SPISIMOA/ECAP1 | bidirectional | General-purpose I/O 5 (default), alternate ePWM3 output B, SPI-A slave in/master out or eCAP1. |+| 63 | GPIO4/EPWM3A | bidirectional | General-purpose I/O 4 (default) or ePWM3 output A with HRPWM channel. |+| 64 | GPIO40/EPWM7A | bidirectional | General-purpose I/O 40 (default) or ePWM7 output A with HRPWM channel. |+| 65 | GPIO10/EPWM6A/ADCSOCBO | bidirectional | General-purpose I/O 10 (default), alternate ePWM6 output A or ADC start-of-conversion B output. |+| 66 | GPIO3/EPWM2B/SPISOMIA/COMP2OUT | bidirectional | General-purpose I/O 3 (default), alternate ePWM2 output B, SPI-A slave out/master in or comparator 2 output. |+| 67 | GPIO2/EPWM2A | bidirectional | General-purpose I/O 2 (default) or ePWM2 output A with HRPWM channel. |+| 68 | GPIO1/EPWM1B/COMP1OUT | bidirectional | General-purpose I/O 1 (default), alternate ePWM1 output B or comparator 1 direct output. |+| 69 | GPIO0/EPWM1A | bidirectional | General-purpose I/O 0 (default) or ePWM1 output A with HRPWM channel. |+| 70 | VDDIO | power_in | Digital I/O buffer and Flash power pin; single supply when VREG enabled, 2.97 V to 3.63 V, decouple each pin. |+| 71 | VSS | power_in | Digital ground pin. |+| 72 | VDD | power_in | CPU and logic digital power pin; with internal VREG place a 1.2 µF capacitor between each VDD pin and ground. |+| 73 | VREGENZ | input | Internal VREG enable with internal pull-down; tie to VSS to enable the internal 1.8 V VREG, to VDDIO to disable it and use external 1.8 V. |+| 74 | GPIO34/COMP2OUT/COMP3OUT | bidirectional | General-purpose I/O 34 (default), comparator 2 or 3 direct output; boot-mode select pin. |+| 75 | GPIO15/TZ1/LINRXA/SPISTEB | bidirectional | General-purpose I/O 15 (default), alternate trip zone 1 input, LIN receive or SPI-B slave transmit enable. |+| 76 | GPIO13/TZ2/SPISOMIB | bidirectional | General-purpose I/O 13 (default), alternate trip zone 2 input or SPI-B slave out/master in. |+| 77 | GPIO14/TZ3/LINTXA/SPICLKB | bidirectional | General-purpose I/O 14 (default), alternate trip zone 3 input, LIN transmit or SPI-B clock. |+| 78 | GPIO20/EQEP1A/COMP1OUT | bidirectional | General-purpose I/O 20 (default), alternate eQEP1 input A or comparator 1 direct output. |+| 79 | GPIO21/EQEP1B/COMP2OUT | bidirectional | General-purpose I/O 21 (default), alternate eQEP1 input B or comparator 2 direct output. |+| 80 | GPIO24/ECAP1/SPISIMOB | bidirectional | General-purpose I/O 24 (default), alternate eCAP1 or SPI-B slave in/master out. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | LQFP-80(12x12) |+| Category | Embedded Processors & Controllers |+| Pins | 80 |++## CAD (KiCad official)++- Symbol: `TMS320F28035PNS`+- Footprint: `Package_QFP:LQFP-80_12x12mm_P0.5mm`+- 3D model: LQFP-80(12x12) (KiCad packages3D, STEP)+- 3D model files: `tms320f28035pns-etched.step` / `tms320f28035pns-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tms320f28035pns.step` / `tms320f28035pns.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tms320f28035) (176 pp, sha256 `cb9ccecfd6b5c484`, retrieved 2026-10-05, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tms320f28035pns-datasheet.pdf)
page.jsonadded+592@@ -0,0 +1,592 @@+{+ "slug": "tms320f28035pns",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-80(12x12). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "embedded processors & controllers",+ "tms320f28035pns",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "tms320f28035pns.kicad_sym",+ "tms320f28035pns.kicad_mod",+ "tms320f28035pns.glb",+ "tms320f28035pns.step",+ "tms320f28035pns.lbr",+ "docs/hero.png",+ "docs/tms320f28035pns-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "tms320f28035pns-hero.glb",+ "tms320f28035pns-hero.overlay.json"+ ],+ "component": {+ "mpn": "TMS320F28035PNS",+ "manufacturer": "Texas Instruments",+ "package": "LQFP-80(12x12)",+ "pin_count": 80,+ "category": "Embedded Processors & Controllers",+ "subcategory": "Microcontrollers (MCU/MPU/SOC)",+ "datasheet": "https://www.ti.com/cn/lit/gpn/tms320f28035",+ "parts": {+ "symbol": "tms320f28035pns.kicad_sym",+ "footprint": "tms320f28035pns.kicad_mod",+ "model_3d": "tms320f28035pns-hero.glb",+ "model_3d_plain": "tms320f28035pns.glb",+ "model_3d_step": "tms320f28035pns-etched.step",+ "model_3d_step_plain": "tms320f28035pns.step",+ "lbr": "tms320f28035pns.lbr"+ },+ "distributor_links": {+ "lcsc": 1337251,+ "digikey": "296-32763-ND",+ "mouser": "595-TMS320F28035PNS"+ },+ "distributor_check": {+ "checked_at": "2026-10-05T23:13:35Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-32763-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "595-TMS320F28035PNS",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "GPIO22/EQEP1S/LINTXA",+ "type": "bidirectional",+ "description": "General-purpose I/O 22 (default), alternate eQEP1 strobe or LIN transmit A; internal pull-up selectable."+ },+ {+ "number": "2",+ "name": "GPIO32/SDAA/EPWMSYNCI/ADCSOCAO",+ "type": "bidirectional",+ "description": "General-purpose I/O 32 (default), alternate I2C data (open-drain), ePWM sync input or ADC start-of-conversion A output."+ },+ {+ "number": "3",+ "name": "GPIO33/SCLA/EPWMSYNCO/ADCSOCBO",+ "type": "bidirectional",+ "description": "General-purpose I/O 33 (default), alternate I2C clock (open-drain), ePWM sync output or ADC start-of-conversion B output."+ },+ {+ "number": "4",+ "name": "GPIO23/EQEP1I/LINRXA",+ "type": "bidirectional",+ "description": "General-purpose I/O 23 (default), alternate eQEP1 index or LIN receive A."+ },+ {+ "number": "5",+ "name": "GPIO42/COMP1OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 42 (default) or direct output of comparator 1."+ },+ {+ "number": "6",+ "name": "GPIO43/COMP2OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 43 (default) or direct output of comparator 2."+ },+ {+ "number": "7",+ "name": "VDD",+ "type": "power_in",+ "description": "CPU and logic digital power pin; with internal VREG place a 1.2 µF capacitor between each VDD pin and ground."+ },+ {+ "number": "8",+ "name": "VSS",+ "type": "power_in",+ "description": "Digital ground pin."+ },+ {+ "number": "9",+ "name": "XRS",+ "type": "bidirectional",+ "description": "Device reset input and watchdog reset output (open-drain with internal pull-up); use a 2.2 kΩ to 10 kΩ resistor to VDDIO and no more than 100 nF to VSS."+ },+ {+ "number": "10",+ "name": "TRST",+ "type": "input",+ "description": "JTAG test reset with internal pull-down; active high, must be held low during normal operation, external pull-down resistor required (typically 2.2 kΩ)."+ },+ {+ "number": "11",+ "name": "ADCINA7",+ "type": "input",+ "description": "ADC group A, channel 7 input."+ },+ {+ "number": "12",+ "name": "ADCINA6/COMP3A/AIO6",+ "type": "bidirectional",+ "description": "ADC group A channel 6 input, comparator 3A input or digital AIO6."+ },+ {+ "number": "13",+ "name": "ADCINA5",+ "type": "input",+ "description": "ADC group A, channel 5 input."+ },+ {+ "number": "14",+ "name": "ADCINA4/COMP2A/AIO4",+ "type": "bidirectional",+ "description": "ADC group A channel 4 input, comparator 2A input or digital AIO4."+ },+ {+ "number": "15",+ "name": "ADCINA3",+ "type": "input",+ "description": "ADC group A, channel 3 input."+ },+ {+ "number": "16",+ "name": "ADCINA2/COMP1A/AIO2",+ "type": "bidirectional",+ "description": "ADC group A channel 2 input, comparator 1A input or digital AIO2."+ },+ {+ "number": "17",+ "name": "ADCINA1",+ "type": "input",+ "description": "ADC group A, channel 1 input."+ },+ {+ "number": "18",+ "name": "ADCINA0",+ "type": "input",+ "description": "ADC group A, channel 0 input."+ },+ {+ "number": "19",+ "name": "VREFHI",+ "type": "input",+ "description": "ADC external reference high, used only in ADC external reference mode; must not exceed VDDA."+ },+ {+ "number": "20",+ "name": "VDDA",+ "type": "power_in",+ "description": "Analog power pin; connect a 2.2 µF (typical) capacitor near this pin; 2.97 V to 3.63 V recommended."+ },+ {+ "number": "21",+ "name": "VSSA",+ "type": "power_in",+ "description": "Analog ground pin."+ },+ {+ "number": "22",+ "name": "VREFLO",+ "type": "input",+ "description": "ADC external reference low."+ },+ {+ "number": "23",+ "name": "ADCINB0",+ "type": "input",+ "description": "ADC group B, channel 0 input."+ },+ {+ "number": "24",+ "name": "ADCINB1",+ "type": "input",+ "description": "ADC group B, channel 1 input."+ },+ {+ "number": "25",+ "name": "ADCINB2/COMP1B/AIO10",+ "type": "bidirectional",+ "description": "ADC group B channel 2 input, comparator 1B input or digital AIO10."+ },+ {+ "number": "26",+ "name": "ADCINB3",+ "type": "input",+ "description": "ADC group B, channel 3 input."+ },+ {+ "number": "27",+ "name": "ADCINB4/COMP2B/AIO12",+ "type": "bidirectional",+ "description": "ADC group B channel 4 input, comparator 2B input or digital AIO12."+ },+ {+ "number": "28",+ "name": "ADCINB5",+ "type": "input",+ "description": "ADC group B, channel 5 input."+ },+ {+ "number": "29",+ "name": "ADCINB6/COMP3B/AIO14",+ "type": "bidirectional",+ "description": "ADC group B channel 6 input, comparator 3B input or digital AIO14."+ },+ {+ "number": "30",+ "name": "ADCINB7",+ "type": "input",+ "description": "ADC group B, channel 7 input."+ },+ {+ "number": "31",+ "name": "GPIO27/HRCAP2/SPISTEB",+ "type": "bidirectional",+ "description": "General-purpose I/O 27 (default), alternate HRCAP2 input or SPI-B slave transmit enable."+ },+ {+ "number": "32",+ "name": "GPIO31/CANTXA",+ "type": "bidirectional",+ "description": "General-purpose I/O 31 (default) or CAN transmit."+ },+ {+ "number": "33",+ "name": "GPIO30/CANRXA",+ "type": "bidirectional",+ "description": "General-purpose I/O 30 (default) or CAN receive."+ },+ {+ "number": "34",+ "name": "GPIO29/SCITXDA/SCLA/TZ3",+ "type": "bidirectional",+ "description": "General-purpose I/O 29 (default), alternate SCI transmit, I2C clock (open-drain) or trip zone 3 input."+ },+ {+ "number": "35",+ "name": "VSS",+ "type": "power_in",+ "description": "Digital ground pin."+ },+ {+ "number": "36",+ "name": "VDDIO",+ "type": "power_in",+ "description": "Digital I/O buffer and Flash power pin; single supply when VREG enabled, 2.97 V to 3.63 V, decouple each pin."+ },+ {+ "number": "37",+ "name": "GPIO26/HRCAP1/SPICLKB",+ "type": "bidirectional",+ "description": "General-purpose I/O 26 (default), alternate HRCAP1 input or SPI-B clock."+ },+ {+ "number": "38",+ "name": "TEST2",+ "type": "bidirectional",+ "description": "Test pin reserved for TI; must be left unconnected."+ },+ {+ "number": "39",+ "name": "GPIO9/EPWM5B/LINTXA/HRCAP1",+ "type": "bidirectional",+ "description": "General-purpose I/O 9 (default), alternate ePWM5 output B, LIN transmit A or HRCAP1 input."+ },+ {+ "number": "40",+ "name": "GPIO28/SCIRXDA/SDAA/TZ2",+ "type": "bidirectional",+ "description": "General-purpose I/O 28 (default), alternate SCI receive, I2C data (open-drain) or trip zone 2 input."+ },+ {+ "number": "41",+ "name": "GPIO18/SPICLKA/LINTXA/XCLKOUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 18 (default), alternate SPI-A clock, LIN transmit or XCLKOUT output clock."+ },+ {+ "number": "42",+ "name": "GPIO17/SPISOMIA/TZ3",+ "type": "bidirectional",+ "description": "General-purpose I/O 17 (default), alternate SPI-A slave out/master in or trip zone 3 input."+ },+ {+ "number": "43",+ "name": "GPIO8/EPWM5A/ADCSOCAO",+ "type": "bidirectional",+ "description": "General-purpose I/O 8 (default), alternate ePWM5 output A or ADC start-of-conversion A output."+ },+ {+ "number": "44",+ "name": "GPIO25/SPISOMIB",+ "type": "bidirectional",+ "description": "General-purpose I/O 25 (default) or SPI-B slave out/master in."+ },+ {+ "number": "45",+ "name": "GPIO44",+ "type": "bidirectional",+ "description": "General-purpose I/O 44."+ },+ {+ "number": "46",+ "name": "GPIO16/SPISIMOA/TZ2",+ "type": "bidirectional",+ "description": "General-purpose I/O 16 (default), alternate SPI-A slave in/master out or trip zone 2 input."+ },+ {+ "number": "47",+ "name": "GPIO12/TZ1/SCITXDA/SPISIMOB",+ "type": "bidirectional",+ "description": "General-purpose I/O 12 (default), alternate trip zone 1 input, SCI transmit or SPI-B slave in/master out."+ },+ {+ "number": "48",+ "name": "GPIO41/EPWM7B",+ "type": "bidirectional",+ "description": "General-purpose I/O 41 (default) or ePWM7 output B."+ },+ {+ "number": "49",+ "name": "GPIO7/EPWM4B/SCIRXDA",+ "type": "bidirectional",+ "description": "General-purpose I/O 7 (default), alternate ePWM4 output B or SCI receive."+ },+ {+ "number": "50",+ "name": "GPIO6/EPWM4A/EPWMSYNCI/EPWMSYNCO",+ "type": "bidirectional",+ "description": "General-purpose I/O 6 (default), alternate ePWM4 output A, external ePWM sync input or output."+ },+ {+ "number": "51",+ "name": "X2",+ "type": "output",+ "description": "On-chip 1.8 V crystal oscillator output; connect crystal/resonator between X1 and X2, leave unconnected if unused."+ },+ {+ "number": "52",+ "name": "X1",+ "type": "input",+ "description": "1.8 V on-chip crystal oscillator input; connect to GND if unused, never apply 3.3 V."+ },+ {+ "number": "53",+ "name": "VSS",+ "type": "power_in",+ "description": "Digital ground pin."+ },+ {+ "number": "54",+ "name": "VDD",+ "type": "power_in",+ "description": "CPU and logic digital power pin; with internal VREG place a 1.2 µF capacitor between each VDD pin and ground."+ },+ {+ "number": "55",+ "name": "GPIO19/XCLKIN/SPISTEA/LINRXA/ECAP1",+ "type": "bidirectional",+ "description": "General-purpose I/O 19 (default), alternate external oscillator input, SPI-A slave transmit enable, LIN receive or eCAP1."+ },+ {+ "number": "56",+ "name": "GPIO39",+ "type": "bidirectional",+ "description": "General-purpose I/O 39."+ },+ {+ "number": "57",+ "name": "GPIO38/TCK/XCLKIN",+ "type": "bidirectional",+ "description": "General-purpose I/O 38 (default), JTAG test clock input with internal pull-up, or external oscillator input."+ },+ {+ "number": "58",+ "name": "GPIO37/TDO",+ "type": "bidirectional",+ "description": "General-purpose I/O 37 (default) or JTAG test data output (8 mA drive); also boot-mode select pin."+ },+ {+ "number": "59",+ "name": "GPIO35/TDI",+ "type": "bidirectional",+ "description": "General-purpose I/O 35 (default) or JTAG test data input with internal pull-up."+ },+ {+ "number": "60",+ "name": "GPIO36/TMS",+ "type": "bidirectional",+ "description": "General-purpose I/O 36 (default) or JTAG test mode select with internal pull-up."+ },+ {+ "number": "61",+ "name": "GPIO11/EPWM6B/LINRXA/HRCAP2",+ "type": "bidirectional",+ "description": "General-purpose I/O 11 (default), alternate ePWM6 output B, LIN receive or HRCAP2 input."+ },+ {+ "number": "62",+ "name": "GPIO5/EPWM3B/SPISIMOA/ECAP1",+ "type": "bidirectional",+ "description": "General-purpose I/O 5 (default), alternate ePWM3 output B, SPI-A slave in/master out or eCAP1."+ },+ {+ "number": "63",+ "name": "GPIO4/EPWM3A",+ "type": "bidirectional",+ "description": "General-purpose I/O 4 (default) or ePWM3 output A with HRPWM channel."+ },+ {+ "number": "64",+ "name": "GPIO40/EPWM7A",+ "type": "bidirectional",+ "description": "General-purpose I/O 40 (default) or ePWM7 output A with HRPWM channel."+ },+ {+ "number": "65",+ "name": "GPIO10/EPWM6A/ADCSOCBO",+ "type": "bidirectional",+ "description": "General-purpose I/O 10 (default), alternate ePWM6 output A or ADC start-of-conversion B output."+ },+ {+ "number": "66",+ "name": "GPIO3/EPWM2B/SPISOMIA/COMP2OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 3 (default), alternate ePWM2 output B, SPI-A slave out/master in or comparator 2 output."+ },+ {+ "number": "67",+ "name": "GPIO2/EPWM2A",+ "type": "bidirectional",+ "description": "General-purpose I/O 2 (default) or ePWM2 output A with HRPWM channel."+ },+ {+ "number": "68",+ "name": "GPIO1/EPWM1B/COMP1OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 1 (default), alternate ePWM1 output B or comparator 1 direct output."+ },+ {+ "number": "69",+ "name": "GPIO0/EPWM1A",+ "type": "bidirectional",+ "description": "General-purpose I/O 0 (default) or ePWM1 output A with HRPWM channel."+ },+ {+ "number": "70",+ "name": "VDDIO",+ "type": "power_in",+ "description": "Digital I/O buffer and Flash power pin; single supply when VREG enabled, 2.97 V to 3.63 V, decouple each pin."+ },+ {+ "number": "71",+ "name": "VSS",+ "type": "power_in",+ "description": "Digital ground pin."+ },+ {+ "number": "72",+ "name": "VDD",+ "type": "power_in",+ "description": "CPU and logic digital power pin; with internal VREG place a 1.2 µF capacitor between each VDD pin and ground."+ },+ {+ "number": "73",+ "name": "VREGENZ",+ "type": "input",+ "description": "Internal VREG enable with internal pull-down; tie to VSS to enable the internal 1.8 V VREG, to VDDIO to disable it and use external 1.8 V."+ },+ {+ "number": "74",+ "name": "GPIO34/COMP2OUT/COMP3OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 34 (default), comparator 2 or 3 direct output; boot-mode select pin."+ },+ {+ "number": "75",+ "name": "GPIO15/TZ1/LINRXA/SPISTEB",+ "type": "bidirectional",+ "description": "General-purpose I/O 15 (default), alternate trip zone 1 input, LIN receive or SPI-B slave transmit enable."+ },+ {+ "number": "76",+ "name": "GPIO13/TZ2/SPISOMIB",+ "type": "bidirectional",+ "description": "General-purpose I/O 13 (default), alternate trip zone 2 input or SPI-B slave out/master in."+ },+ {+ "number": "77",+ "name": "GPIO14/TZ3/LINTXA/SPICLKB",+ "type": "bidirectional",+ "description": "General-purpose I/O 14 (default), alternate trip zone 3 input, LIN transmit or SPI-B clock."+ },+ {+ "number": "78",+ "name": "GPIO20/EQEP1A/COMP1OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 20 (default), alternate eQEP1 input A or comparator 1 direct output."+ },+ {+ "number": "79",+ "name": "GPIO21/EQEP1B/COMP2OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 21 (default), alternate eQEP1 input B or comparator 2 direct output."+ },+ {+ "number": "80",+ "name": "GPIO24/ECAP1/SPISIMOB",+ "type": "bidirectional",+ "description": "General-purpose I/O 24 (default), alternate eCAP1 or SPI-B slave in/master out."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Pin 59 (ADCINA0) and Pin 60 (VREFHI) share the same physical pin on the 80-pin LQFP package and cann; Pin 68 (SPISTEA) appears as a dedicated output label separate from GPIO19 alternative function; sugg",+ "3/80 pins cited to the wrong page (name found elsewhere): ['8:GPIO29/SCITXDA/SCLA/TZ3@p18', '74:GPIO7/EPWM4B/SCIRXDA@p15', '75:GPIO41/EPWM7B@p19']"+ ],+ "pages_sent": 120,+ "cost_usd": 0.9854,+ "at": "2026-10-05T23:13:03"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/tms320f28035",+ "pages": 176,+ "sha256": "cb9ccecfd6b5c484",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 80,+ "described": 80,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}