component
TMS320F28034PNT
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-80(12x12). Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+117@@ -0,0 +1,117 @@+# TMS320F28034PNT++**Texas Instruments** · Microcontrollers (MCU/MPU/SOC) · LQFP-80(12x12)++TMS320F28034PNT from Texas Instruments, in a LQFP-80(12x12). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | GPIO22/EQEP1S/LINTXA | bidirectional | General-purpose I/O 22 (default, 3.3V I/O with optional weak pull-up), alternate function eQEP1 index/strobe input or LIN transmit data output. |+| 2 | GPIO32/SDAA/EPWMSYNCI/ADCSOCAO | bidirectional | General-purpose I/O 32, alternate function I2C SDA data line, ePWM external sync input, or ADC-A start-of-conversion output. |+| 3 | GPIO33/SCLA/EPWMSYNCO/ADCSOCBO | bidirectional | General-purpose I/O 33, alternate function I2C SCL clock line, ePWM sync output, or ADC-B start-of-conversion output. |+| 4 | GPIO23/EQEP1I/LINRXA | bidirectional | General-purpose I/O 23, alternate function eQEP1 index input or LIN receive data input. |+| 5 | GPIO42/COMP1OUT | bidirectional | General-purpose I/O 42, alternate function analog comparator 1 digital output. |+| 6 | GPIO43/COMP2OUT | bidirectional | General-purpose I/O 43, alternate function analog comparator 2 digital output. |+| 7 | VDD | power_in | Digital core logic supply input; internally regulated single-rail device sources this from the on-chip VREG unless bypassed. |+| 8 | VSS | power_in | Digital core/logic ground reference. |+| 9 | XRS | bidirectional | External reset pin; open-drain, active-low device reset that can be driven externally or driven low by the on-chip POR/BOR circuit. |+| 10 | TRST | input | JTAG test reset with internal pull-down; when driven high the scan system takes control of the device, and TI notes this pin is actually a high-level-active test pin that must be held low during normal functional operation with an external pull-down resistor (e.g. 2.2 kΩ). |+| 11 | ADCINA7 | input | Analog input channel A7 to the 12-bit ADC sample-and-hold A, full-scale range 0V to 3.3V or ratiometric to VREFHI/VREFLO. |+| 12 | ADCINA6/COMP3A/AIO6 | input | Analog input channel A6 to the ADC, alternate function comparator 3 A-side analog input or analog I/O 6. |+| 13 | ADCINA5 | input | Analog input channel A5 to the 12-bit ADC sample-and-hold A. |+| 14 | ADCINA4/COMP2A/AIO4 | input | Analog input channel A4 to the ADC, alternate function comparator 2 A-side analog input or analog I/O 4. |+| 15 | ADCINA3 | input | Analog input channel A3 to the 12-bit ADC sample-and-hold A. |+| 16 | ADCINA2/COMP1A/AIO2 | input | Analog input channel A2 to the ADC, alternate function comparator 1 A-side analog input or analog I/O 2. |+| 17 | ADCINA1 | input | Analog input channel A1 to the 12-bit ADC sample-and-hold A. |+| 18 | ADCINA0 | input | Analog input channel A0 to the 12-bit ADC sample-and-hold A. |+| 19 | VREFHI | power_in | External high ADC voltage reference input; when used, VREFHI must not exceed VDDA in either internal or external reference mode. |+| 20 | VDDA | power_in | 3.3V analog supply for the ADC and comparator modules. |+| 21 | VSSA | power_in | Analog ground reference for the ADC and comparator modules. |+| 22 | VREFLO | power_in | External low ADC voltage reference input, tied to VSSA when the internal bandgap reference mode is used. |+| 23 | ADCINB0 | input | Analog input channel B0 to the 12-bit ADC sample-and-hold B. |+| 24 | ADCINB1 | input | Analog input channel B1 to the 12-bit ADC sample-and-hold B. |+| 25 | ADCINB2/COMP1B/AIO10 | input | Analog input channel B2 to the ADC, alternate function comparator 1 B-side analog input or analog I/O 10. |+| 26 | ADCINB3 | input | Analog input channel B3 to the 12-bit ADC sample-and-hold B. |+| 27 | ADCINB4/COMP2B/AIO12 | input | Analog input channel B4 to the ADC, alternate function comparator 2 B-side analog input or analog I/O 12. |+| 28 | ADCINB5 | input | Analog input channel B5 to the 12-bit ADC sample-and-hold B. |+| 29 | ADCINB6/COMP3B/AIO14 | input | Analog input channel B6 to the ADC, alternate function comparator 3 B-side analog input or analog I/O 14. |+| 30 | ADCINB7 | input | Analog input channel B7 to the 12-bit ADC sample-and-hold B. |+| 31 | GPIO27/HRCAP2/SPISTEB | bidirectional | General-purpose I/O 27, alternate function high-resolution capture input 2 or SPI-B slave transmit enable. |+| 32 | GPIO31/CANTXA | bidirectional | General-purpose I/O 31, alternate function eCAN-A transmit data output. |+| 33 | GPIO30/CANRXA | bidirectional | General-purpose I/O 30, alternate function eCAN-A receive data input. |+| 34 | GPIO29/SCITXDA/SCLA/TZ3 | bidirectional | General-purpose I/O 29, alternate function SCI-A transmit data, I2C SCL clock line, or ePWM trip-zone 3 input. |+| 35 | VSS | power_in | Digital core/logic ground reference. |+| 36 | VDDIO | power_in | 3.3V digital I/O supply rail for the GPIO buffers; device is designed for single 3.3V-rail operation with no power-sequencing requirement. |+| 37 | GPIO26/HRCAP1/SPICLKB | bidirectional | General-purpose I/O 26, alternate function high-resolution capture input 1 or SPI-B clock. |+| 38 | TEST2 | unconnected | Factory test pin reserved by TI; datasheet states it must be left unconnected. |+| 39 | GPIO9/EPWM5B/LINTXA/HRCAP1 | bidirectional | General-purpose I/O 9, alternate function ePWM5 B output, LIN transmit data output, or high-resolution capture input 1. |+| 40 | GPIO28/SCIRXDA/SDAA/TZ2 | bidirectional | General-purpose I/O 28, alternate function SCI-A receive data, I2C SDA data line, or ePWM trip-zone 2 input. |+| 41 | GPIO18/SPICLKA/LINTXA/XCLKOUT | bidirectional | General-purpose I/O 18, alternate function SPI-A clock, LIN transmit data output, or buffered output clock XCLKOUT. |+| 42 | GPIO17/SPISOMIA/TZ3 | bidirectional | General-purpose I/O 17, alternate function SPI-A slave-out/master-in data or ePWM trip-zone 3 input. |+| 43 | GPIO8/EPWM5A/ADCSOCAO | bidirectional | General-purpose I/O 8, alternate function ePWM5 A output or ADC-A start-of-conversion output. |+| 44 | GPIO25/SPISOMIB | bidirectional | General-purpose I/O 25, alternate function SPI-B slave-out/master-in data. |+| 45 | GPIO44 | bidirectional | General-purpose I/O 44 with no alternate peripheral function shown for this package. |+| 46 | GPIO16/SPISIMOA/TZ2 | bidirectional | General-purpose I/O 16, alternate function SPI-A slave-in/master-out data or ePWM trip-zone 2 input. |+| 47 | GPIO12/TZ1/SCITXDA/SPISIMOB | bidirectional | General-purpose I/O 12, alternate function ePWM trip-zone 1 input, SCI-A transmit data, or SPI-B slave-in/master-out data. |+| 48 | GPIO41/EPWM7B | bidirectional | General-purpose I/O 41, alternate function ePWM7 B output. |+| 49 | GPIO7/EPWM4B/SCIRXDA | bidirectional | General-purpose I/O 7, alternate function ePWM4 B output or SCI-A receive data. |+| 50 | GPIO6/EPWM4A/EPWMSYNCI/EPWMSYNCO | bidirectional | General-purpose I/O 6, alternate function ePWM4 A output, ePWM external sync input, or ePWM sync output. |+| 51 | X2 | output | On-chip crystal oscillator output/feedback pin, used with X1 for the external crystal or resonator network. |+| 52 | X1 | input | On-chip crystal oscillator input pin, or external clock input, used with X2 for the crystal oscillator circuit. |+| 53 | VSS | power_in | Digital core/logic ground reference. |+| 54 | VDD | power_in | Digital core logic supply input; internally regulated single-rail device sources this from the on-chip VREG unless bypassed. |+| 55 | GPIO19/XCLKIN/SPISTEA/LINRXA/ECAP1 | bidirectional | General-purpose I/O 19, alternate function external clock input XCLKIN, SPI-A slave transmit enable, LIN receive data, or eCAP1 input. |+| 56 | GPIO39 | bidirectional | General-purpose I/O 39 with no alternate peripheral function shown for this package. |+| 57 | GPIO38/TCK/XCLKIN | input | Default JTAG test clock (TCK) with internal pull-up, clocked on the rising edge; alternate GPIO38 general-purpose I/O or external clock input XCLKIN function. |+| 58 | GPIO37/TDO | output | Default JTAG scan test-data output (TDO), shifts out the selected register contents on the falling edge of TCK with 8-mA drive; alternate GPIO37 general-purpose I/O. |+| 59 | GPIO35/TDI | input | Default JTAG test-data input (TDI) with internal pull-up, clocked into the selected register on the rising edge of TCK; alternate GPIO35 general-purpose I/O. |+| 60 | GPIO36/TMS | input | Default JTAG test-mode-select input (TMS) with internal pull-up, clocks the TAP controller on the rising edge of TCK; alternate GPIO36 general-purpose I/O. |+| 61 | GPIO11/EPWM6B/LINRXA/HRCAP2 | bidirectional | General-purpose I/O 11, alternate function ePWM6 B output, LIN receive data, or high-resolution capture input 2. |+| 62 | GPIO5/EPWM3B/SPISIMOA/ECAP1 | bidirectional | General-purpose I/O 5, alternate function ePWM3 B output, SPI-A slave-in/master-out data, or eCAP1 input. |+| 63 | GPIO4/EPWM3A | bidirectional | General-purpose I/O 4, alternate function ePWM3 A output. |+| 64 | GPIO40/EPWM7A | bidirectional | General-purpose I/O 40, alternate function ePWM7 A output. |+| 65 | GPIO10/EPWM6A/ADCSOCBO | bidirectional | General-purpose I/O 10, alternate function ePWM6 A output or ADC-B start-of-conversion output. |+| 66 | GPIO3/EPWM2B/SPISOMIA/COMP2OUT | bidirectional | General-purpose I/O 3, alternate function ePWM2 B output, SPI-A slave-out/master-in data, or comparator 2 output. |+| 67 | GPIO2/EPWM2A | bidirectional | General-purpose I/O 2, alternate function ePWM2 A output. |+| 68 | GPIO1/EPWM1B/COMP1OUT | bidirectional | General-purpose I/O 1, alternate function ePWM1 B output or comparator 1 output. |+| 69 | GPIO0/EPWM1A | bidirectional | General-purpose I/O 0, alternate function ePWM1 A output. |+| 70 | VDDIO | power_in | 3.3V digital I/O supply rail for the GPIO buffers; device is designed for single 3.3V-rail operation with no power-sequencing requirement. |+| 71 | VSS | power_in | Digital core/logic ground reference. |+| 72 | VDD | power_in | Digital core logic supply input; internally regulated single-rail device sources this from the on-chip VREG unless bypassed. |+| 73 | VREGENZ | input | Active-low internal voltage regulator enable control; tie/leave per application to enable the on-chip VREG for single-rail 3.3V operation or disable it if an external 1.9V core supply is used. |+| 74 | GPIO34/COMP2OUT/COMP3OUT | bidirectional | General-purpose I/O 34, alternate function comparator 2 output or comparator 3 output. |+| 75 | GPIO15/TZ1/LINRXA/SPISTEB | bidirectional | General-purpose I/O 15, alternate function ePWM trip-zone 1 input, LIN receive data, or SPI-B slave transmit enable. |+| 76 | GPIO13/TZ2/SPISOMIB | bidirectional | General-purpose I/O 13, alternate function ePWM trip-zone 2 input or SPI-B slave-out/master-in data. |+| 77 | GPIO14/TZ3/LINTXA/SPICLKB | bidirectional | General-purpose I/O 14, alternate function ePWM trip-zone 3 input, LIN transmit data, or SPI-B clock. |+| 78 | GPIO20/EQEP1A/COMP1OUT | bidirectional | General-purpose I/O 20, alternate function eQEP1 A quadrature input or comparator 1 output. |+| 79 | GPIO21/EQEP1B/COMP2OUT | bidirectional | General-purpose I/O 21, alternate function eQEP1 B quadrature input or comparator 2 output. |+| 80 | GPIO24/ECAP1/SPISIMOB | bidirectional | General-purpose I/O 24, alternate function eCAP1 input or SPI-B slave-in/master-out data. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | LQFP-80(12x12) |+| Category | Embedded Processors & Controllers |+| Pins | 80 |++## CAD (KiCad official)++- Symbol: `TMS320F28034PNT`+- Footprint: `Package_QFP:LQFP-80_12x12mm_P0.5mm`+- 3D model: LQFP-80(12x12) (KiCad packages3D, STEP)+- 3D model files: `tms320f28034pnt-etched.step` / `tms320f28034pnt-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tms320f28034pnt.step` / `tms320f28034pnt.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/ds/symlink/tms320f28034.pdf) (176 pp, sha256 `cb9ccecfd6b5c484`, retrieved 2026-09-29, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tms320f28034pnt-datasheet.pdf)
page.jsonadded+574@@ -0,0 +1,574 @@+{+ "slug": "tms320f28034pnt",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-80(12x12). Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "embedded processors & controllers",+ "tms320f28034pnt",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "tms320f28034pnt.kicad_sym",+ "tms320f28034pnt.kicad_mod",+ "tms320f28034pnt.glb",+ "tms320f28034pnt.step",+ "tms320f28034pnt.lbr",+ "docs/hero.png",+ "docs/tms320f28034pnt-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "TMS320F28034PNT",+ "manufacturer": "Texas Instruments",+ "package": "LQFP-80(12x12)",+ "pin_count": 80,+ "category": "Embedded Processors & Controllers",+ "subcategory": "Microcontrollers (MCU/MPU/SOC)",+ "datasheet": "https://www.ti.com/cn/lit/ds/symlink/tms320f28034.pdf",+ "parts": {+ "symbol": "tms320f28034pnt.kicad_sym",+ "footprint": "tms320f28034pnt.kicad_mod",+ "model_3d": "tms320f28034pnt-etched.glb",+ "model_3d_plain": "tms320f28034pnt.glb",+ "model_3d_step": "tms320f28034pnt-etched.step",+ "model_3d_step_plain": "tms320f28034pnt.step",+ "lbr": "tms320f28034pnt.lbr"+ },+ "distributor_links": {+ "lcsc": "C51091",+ "digikey": "296-39322-ND",+ "mouser": "595-TMS320F28034PNT"+ },+ "distributor_check": {+ "checked_at": "2026-09-29T16:10:58Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-39322-ND",+ "status": "found"+ },+ "mouser": {+ "pn": "595-TMS320F28034PNT",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "GPIO22/EQEP1S/LINTXA",+ "type": "bidirectional",+ "description": "General-purpose I/O 22 (default, 3.3V I/O with optional weak pull-up), alternate function eQEP1 index/strobe input or LIN transmit data output."+ },+ {+ "number": "2",+ "name": "GPIO32/SDAA/EPWMSYNCI/ADCSOCAO",+ "type": "bidirectional",+ "description": "General-purpose I/O 32, alternate function I2C SDA data line, ePWM external sync input, or ADC-A start-of-conversion output."+ },+ {+ "number": "3",+ "name": "GPIO33/SCLA/EPWMSYNCO/ADCSOCBO",+ "type": "bidirectional",+ "description": "General-purpose I/O 33, alternate function I2C SCL clock line, ePWM sync output, or ADC-B start-of-conversion output."+ },+ {+ "number": "4",+ "name": "GPIO23/EQEP1I/LINRXA",+ "type": "bidirectional",+ "description": "General-purpose I/O 23, alternate function eQEP1 index input or LIN receive data input."+ },+ {+ "number": "5",+ "name": "GPIO42/COMP1OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 42, alternate function analog comparator 1 digital output."+ },+ {+ "number": "6",+ "name": "GPIO43/COMP2OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 43, alternate function analog comparator 2 digital output."+ },+ {+ "number": "7",+ "name": "VDD",+ "type": "power_in",+ "description": "Digital core logic supply input; internally regulated single-rail device sources this from the on-chip VREG unless bypassed."+ },+ {+ "number": "8",+ "name": "VSS",+ "type": "power_in",+ "description": "Digital core/logic ground reference."+ },+ {+ "number": "9",+ "name": "XRS",+ "type": "bidirectional",+ "description": "External reset pin; open-drain, active-low device reset that can be driven externally or driven low by the on-chip POR/BOR circuit."+ },+ {+ "number": "10",+ "name": "TRST",+ "type": "input",+ "description": "JTAG test reset with internal pull-down; when driven high the scan system takes control of the device, and TI notes this pin is actually a high-level-active test pin that must be held low during normal functional operation with an external pull-down resistor (e.g. 2.2 kΩ)."+ },+ {+ "number": "11",+ "name": "ADCINA7",+ "type": "input",+ "description": "Analog input channel A7 to the 12-bit ADC sample-and-hold A, full-scale range 0V to 3.3V or ratiometric to VREFHI/VREFLO."+ },+ {+ "number": "12",+ "name": "ADCINA6/COMP3A/AIO6",+ "type": "input",+ "description": "Analog input channel A6 to the ADC, alternate function comparator 3 A-side analog input or analog I/O 6."+ },+ {+ "number": "13",+ "name": "ADCINA5",+ "type": "input",+ "description": "Analog input channel A5 to the 12-bit ADC sample-and-hold A."+ },+ {+ "number": "14",+ "name": "ADCINA4/COMP2A/AIO4",+ "type": "input",+ "description": "Analog input channel A4 to the ADC, alternate function comparator 2 A-side analog input or analog I/O 4."+ },+ {+ "number": "15",+ "name": "ADCINA3",+ "type": "input",+ "description": "Analog input channel A3 to the 12-bit ADC sample-and-hold A."+ },+ {+ "number": "16",+ "name": "ADCINA2/COMP1A/AIO2",+ "type": "input",+ "description": "Analog input channel A2 to the ADC, alternate function comparator 1 A-side analog input or analog I/O 2."+ },+ {+ "number": "17",+ "name": "ADCINA1",+ "type": "input",+ "description": "Analog input channel A1 to the 12-bit ADC sample-and-hold A."+ },+ {+ "number": "18",+ "name": "ADCINA0",+ "type": "input",+ "description": "Analog input channel A0 to the 12-bit ADC sample-and-hold A."+ },+ {+ "number": "19",+ "name": "VREFHI",+ "type": "power_in",+ "description": "External high ADC voltage reference input; when used, VREFHI must not exceed VDDA in either internal or external reference mode."+ },+ {+ "number": "20",+ "name": "VDDA",+ "type": "power_in",+ "description": "3.3V analog supply for the ADC and comparator modules."+ },+ {+ "number": "21",+ "name": "VSSA",+ "type": "power_in",+ "description": "Analog ground reference for the ADC and comparator modules."+ },+ {+ "number": "22",+ "name": "VREFLO",+ "type": "power_in",+ "description": "External low ADC voltage reference input, tied to VSSA when the internal bandgap reference mode is used."+ },+ {+ "number": "23",+ "name": "ADCINB0",+ "type": "input",+ "description": "Analog input channel B0 to the 12-bit ADC sample-and-hold B."+ },+ {+ "number": "24",+ "name": "ADCINB1",+ "type": "input",+ "description": "Analog input channel B1 to the 12-bit ADC sample-and-hold B."+ },+ {+ "number": "25",+ "name": "ADCINB2/COMP1B/AIO10",+ "type": "input",+ "description": "Analog input channel B2 to the ADC, alternate function comparator 1 B-side analog input or analog I/O 10."+ },+ {+ "number": "26",+ "name": "ADCINB3",+ "type": "input",+ "description": "Analog input channel B3 to the 12-bit ADC sample-and-hold B."+ },+ {+ "number": "27",+ "name": "ADCINB4/COMP2B/AIO12",+ "type": "input",+ "description": "Analog input channel B4 to the ADC, alternate function comparator 2 B-side analog input or analog I/O 12."+ },+ {+ "number": "28",+ "name": "ADCINB5",+ "type": "input",+ "description": "Analog input channel B5 to the 12-bit ADC sample-and-hold B."+ },+ {+ "number": "29",+ "name": "ADCINB6/COMP3B/AIO14",+ "type": "input",+ "description": "Analog input channel B6 to the ADC, alternate function comparator 3 B-side analog input or analog I/O 14."+ },+ {+ "number": "30",+ "name": "ADCINB7",+ "type": "input",+ "description": "Analog input channel B7 to the 12-bit ADC sample-and-hold B."+ },+ {+ "number": "31",+ "name": "GPIO27/HRCAP2/SPISTEB",+ "type": "bidirectional",+ "description": "General-purpose I/O 27, alternate function high-resolution capture input 2 or SPI-B slave transmit enable."+ },+ {+ "number": "32",+ "name": "GPIO31/CANTXA",+ "type": "bidirectional",+ "description": "General-purpose I/O 31, alternate function eCAN-A transmit data output."+ },+ {+ "number": "33",+ "name": "GPIO30/CANRXA",+ "type": "bidirectional",+ "description": "General-purpose I/O 30, alternate function eCAN-A receive data input."+ },+ {+ "number": "34",+ "name": "GPIO29/SCITXDA/SCLA/TZ3",+ "type": "bidirectional",+ "description": "General-purpose I/O 29, alternate function SCI-A transmit data, I2C SCL clock line, or ePWM trip-zone 3 input."+ },+ {+ "number": "35",+ "name": "VSS",+ "type": "power_in",+ "description": "Digital core/logic ground reference."+ },+ {+ "number": "36",+ "name": "VDDIO",+ "type": "power_in",+ "description": "3.3V digital I/O supply rail for the GPIO buffers; device is designed for single 3.3V-rail operation with no power-sequencing requirement."+ },+ {+ "number": "37",+ "name": "GPIO26/HRCAP1/SPICLKB",+ "type": "bidirectional",+ "description": "General-purpose I/O 26, alternate function high-resolution capture input 1 or SPI-B clock."+ },+ {+ "number": "38",+ "name": "TEST2",+ "type": "unconnected",+ "description": "Factory test pin reserved by TI; datasheet states it must be left unconnected."+ },+ {+ "number": "39",+ "name": "GPIO9/EPWM5B/LINTXA/HRCAP1",+ "type": "bidirectional",+ "description": "General-purpose I/O 9, alternate function ePWM5 B output, LIN transmit data output, or high-resolution capture input 1."+ },+ {+ "number": "40",+ "name": "GPIO28/SCIRXDA/SDAA/TZ2",+ "type": "bidirectional",+ "description": "General-purpose I/O 28, alternate function SCI-A receive data, I2C SDA data line, or ePWM trip-zone 2 input."+ },+ {+ "number": "41",+ "name": "GPIO18/SPICLKA/LINTXA/XCLKOUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 18, alternate function SPI-A clock, LIN transmit data output, or buffered output clock XCLKOUT."+ },+ {+ "number": "42",+ "name": "GPIO17/SPISOMIA/TZ3",+ "type": "bidirectional",+ "description": "General-purpose I/O 17, alternate function SPI-A slave-out/master-in data or ePWM trip-zone 3 input."+ },+ {+ "number": "43",+ "name": "GPIO8/EPWM5A/ADCSOCAO",+ "type": "bidirectional",+ "description": "General-purpose I/O 8, alternate function ePWM5 A output or ADC-A start-of-conversion output."+ },+ {+ "number": "44",+ "name": "GPIO25/SPISOMIB",+ "type": "bidirectional",+ "description": "General-purpose I/O 25, alternate function SPI-B slave-out/master-in data."+ },+ {+ "number": "45",+ "name": "GPIO44",+ "type": "bidirectional",+ "description": "General-purpose I/O 44 with no alternate peripheral function shown for this package."+ },+ {+ "number": "46",+ "name": "GPIO16/SPISIMOA/TZ2",+ "type": "bidirectional",+ "description": "General-purpose I/O 16, alternate function SPI-A slave-in/master-out data or ePWM trip-zone 2 input."+ },+ {+ "number": "47",+ "name": "GPIO12/TZ1/SCITXDA/SPISIMOB",+ "type": "bidirectional",+ "description": "General-purpose I/O 12, alternate function ePWM trip-zone 1 input, SCI-A transmit data, or SPI-B slave-in/master-out data."+ },+ {+ "number": "48",+ "name": "GPIO41/EPWM7B",+ "type": "bidirectional",+ "description": "General-purpose I/O 41, alternate function ePWM7 B output."+ },+ {+ "number": "49",+ "name": "GPIO7/EPWM4B/SCIRXDA",+ "type": "bidirectional",+ "description": "General-purpose I/O 7, alternate function ePWM4 B output or SCI-A receive data."+ },+ {+ "number": "50",+ "name": "GPIO6/EPWM4A/EPWMSYNCI/EPWMSYNCO",+ "type": "bidirectional",+ "description": "General-purpose I/O 6, alternate function ePWM4 A output, ePWM external sync input, or ePWM sync output."+ },+ {+ "number": "51",+ "name": "X2",+ "type": "output",+ "description": "On-chip crystal oscillator output/feedback pin, used with X1 for the external crystal or resonator network."+ },+ {+ "number": "52",+ "name": "X1",+ "type": "input",+ "description": "On-chip crystal oscillator input pin, or external clock input, used with X2 for the crystal oscillator circuit."+ },+ {+ "number": "53",+ "name": "VSS",+ "type": "power_in",+ "description": "Digital core/logic ground reference."+ },+ {+ "number": "54",+ "name": "VDD",+ "type": "power_in",+ "description": "Digital core logic supply input; internally regulated single-rail device sources this from the on-chip VREG unless bypassed."+ },+ {+ "number": "55",+ "name": "GPIO19/XCLKIN/SPISTEA/LINRXA/ECAP1",+ "type": "bidirectional",+ "description": "General-purpose I/O 19, alternate function external clock input XCLKIN, SPI-A slave transmit enable, LIN receive data, or eCAP1 input."+ },+ {+ "number": "56",+ "name": "GPIO39",+ "type": "bidirectional",+ "description": "General-purpose I/O 39 with no alternate peripheral function shown for this package."+ },+ {+ "number": "57",+ "name": "GPIO38/TCK/XCLKIN",+ "type": "input",+ "description": "Default JTAG test clock (TCK) with internal pull-up, clocked on the rising edge; alternate GPIO38 general-purpose I/O or external clock input XCLKIN function."+ },+ {+ "number": "58",+ "name": "GPIO37/TDO",+ "type": "output",+ "description": "Default JTAG scan test-data output (TDO), shifts out the selected register contents on the falling edge of TCK with 8-mA drive; alternate GPIO37 general-purpose I/O."+ },+ {+ "number": "59",+ "name": "GPIO35/TDI",+ "type": "input",+ "description": "Default JTAG test-data input (TDI) with internal pull-up, clocked into the selected register on the rising edge of TCK; alternate GPIO35 general-purpose I/O."+ },+ {+ "number": "60",+ "name": "GPIO36/TMS",+ "type": "input",+ "description": "Default JTAG test-mode-select input (TMS) with internal pull-up, clocks the TAP controller on the rising edge of TCK; alternate GPIO36 general-purpose I/O."+ },+ {+ "number": "61",+ "name": "GPIO11/EPWM6B/LINRXA/HRCAP2",+ "type": "bidirectional",+ "description": "General-purpose I/O 11, alternate function ePWM6 B output, LIN receive data, or high-resolution capture input 2."+ },+ {+ "number": "62",+ "name": "GPIO5/EPWM3B/SPISIMOA/ECAP1",+ "type": "bidirectional",+ "description": "General-purpose I/O 5, alternate function ePWM3 B output, SPI-A slave-in/master-out data, or eCAP1 input."+ },+ {+ "number": "63",+ "name": "GPIO4/EPWM3A",+ "type": "bidirectional",+ "description": "General-purpose I/O 4, alternate function ePWM3 A output."+ },+ {+ "number": "64",+ "name": "GPIO40/EPWM7A",+ "type": "bidirectional",+ "description": "General-purpose I/O 40, alternate function ePWM7 A output."+ },+ {+ "number": "65",+ "name": "GPIO10/EPWM6A/ADCSOCBO",+ "type": "bidirectional",+ "description": "General-purpose I/O 10, alternate function ePWM6 A output or ADC-B start-of-conversion output."+ },+ {+ "number": "66",+ "name": "GPIO3/EPWM2B/SPISOMIA/COMP2OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 3, alternate function ePWM2 B output, SPI-A slave-out/master-in data, or comparator 2 output."+ },+ {+ "number": "67",+ "name": "GPIO2/EPWM2A",+ "type": "bidirectional",+ "description": "General-purpose I/O 2, alternate function ePWM2 A output."+ },+ {+ "number": "68",+ "name": "GPIO1/EPWM1B/COMP1OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 1, alternate function ePWM1 B output or comparator 1 output."+ },+ {+ "number": "69",+ "name": "GPIO0/EPWM1A",+ "type": "bidirectional",+ "description": "General-purpose I/O 0, alternate function ePWM1 A output."+ },+ {+ "number": "70",+ "name": "VDDIO",+ "type": "power_in",+ "description": "3.3V digital I/O supply rail for the GPIO buffers; device is designed for single 3.3V-rail operation with no power-sequencing requirement."+ },+ {+ "number": "71",+ "name": "VSS",+ "type": "power_in",+ "description": "Digital core/logic ground reference."+ },+ {+ "number": "72",+ "name": "VDD",+ "type": "power_in",+ "description": "Digital core logic supply input; internally regulated single-rail device sources this from the on-chip VREG unless bypassed."+ },+ {+ "number": "73",+ "name": "VREGENZ",+ "type": "input",+ "description": "Active-low internal voltage regulator enable control; tie/leave per application to enable the on-chip VREG for single-rail 3.3V operation or disable it if an external 1.9V core supply is used."+ },+ {+ "number": "74",+ "name": "GPIO34/COMP2OUT/COMP3OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 34, alternate function comparator 2 output or comparator 3 output."+ },+ {+ "number": "75",+ "name": "GPIO15/TZ1/LINRXA/SPISTEB",+ "type": "bidirectional",+ "description": "General-purpose I/O 15, alternate function ePWM trip-zone 1 input, LIN receive data, or SPI-B slave transmit enable."+ },+ {+ "number": "76",+ "name": "GPIO13/TZ2/SPISOMIB",+ "type": "bidirectional",+ "description": "General-purpose I/O 13, alternate function ePWM trip-zone 2 input or SPI-B slave-out/master-in data."+ },+ {+ "number": "77",+ "name": "GPIO14/TZ3/LINTXA/SPICLKB",+ "type": "bidirectional",+ "description": "General-purpose I/O 14, alternate function ePWM trip-zone 3 input, LIN transmit data, or SPI-B clock."+ },+ {+ "number": "78",+ "name": "GPIO20/EQEP1A/COMP1OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 20, alternate function eQEP1 A quadrature input or comparator 1 output."+ },+ {+ "number": "79",+ "name": "GPIO21/EQEP1B/COMP2OUT",+ "type": "bidirectional",+ "description": "General-purpose I/O 21, alternate function eQEP1 B quadrature input or comparator 2 output."+ },+ {+ "number": "80",+ "name": "GPIO24/ECAP1/SPISIMOB",+ "type": "bidirectional",+ "description": "General-purpose I/O 24, alternate function eCAP1 input or SPI-B slave-in/master-out data."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/ds/symlink/tms320f28034.pdf",+ "pages": 176,+ "sha256": "cb9ccecfd6b5c484",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 80,+ "described": 80,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}