Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗

Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗

Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗

Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗

Loads when you scroll to it. Unloads after 5 minutes in the background.

Download PDF

Contents

Pinout
Key specifications
Electrical characteristics
CAD (KiCad official)
Provenance

README

markdown

TMP3006I

Tritech-MOS · MOSFETs · SOT-23

TMP3006I from Tritech-MOS, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	G	input	Gate; gate-source voltage limit is ±20 V with threshold of -1.0 to -2.5 V at ID=-250μA.
2	S	passive	Source of the P-channel MOSFET; continuous source-drain diode current is up to -6 A.
3	D	passive	Drain; drain-source voltage rating is -30 V with continuous drain current of -6 A at TA=25℃.

Key specifications

Parameter	Value
Manufacturer	Tritech-MOS
Package	SOT-23
Category	Triode/MOS Tube/Transistor
Pins	3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Drain-Source Voltage	VDSS			-30	V	TA=25℃	1
Gate-Source Voltage	VGSS	-20		20	V	TA=25℃	1
Continuous Drain Current	ID			-6	A	TA = 25℃	1
Continuous Drain Current	ID			-4.6	A	TA = 100℃	1
Pulsed Drain Current	IDM			-18	A	note1	1
Power Dissipation	PD			1.5	W	TA = 25℃	1
Operating and Storage Temperature Range	TJ, TSTG	-55		150	℃		1
Thermal Resistance, Junction to Ambient	RθJA			61.7	℃/W		1
Drain-Source Breakdown Voltage	V(BR)DSS	-30			V	VGS=0V, ID= -250μA	2
Zero Gate Voltage Drain Current	IDSS			-1	μA	VDS= -30V, VGS=0V	2
Gate to Body Leakage Current	IGSS	-100		100	nA	VDS=0V, VGS= ±20V	2
Gate Threshold Voltage	VGS(th)	-1	-1.5	-2.5	V	VDS=VGS, ID= -250μA	2
Static Drain-Source on-Resistance	RDS(on)		26	35	mΩ	VGS= -10V, ID= -7A	2
Static Drain-Source on-Resistance	RDS(on)		34	54	mΩ	VGS= -4.5V, ID= -4A	2
Maximum Continuous Drain to Source Diode Forward Current	IS			-6	A		2
Maximum Pulsed Drain to Source Diode Forward Current	ISM			-28	A		2
Drain to Source Diode Forward Voltage	VSD		-0.8	-1.2	V	VGS=0V, IS= -7A	2
Input Capacitance	Ciss		982		pF	VDS= -15V, VGS=0V, f=1.0MHz	2
Output Capacitance	Coss		135		pF	VDS= -15V, VGS=0V, f=1.0MHz	2
Reverse Transfer Capacitance	Crss		109		pF	VDS= -15V, VGS=0V, f=1.0MHz	2
Total Gate Charge	Qg		10		nC	VDS= -15V, ID= -4A, VGS= -10V	2
Gate-Source Charge	Qgs		2		nC	VDS= -15V, ID= -4A, VGS= -10V	2
Gate-Drain (Miller) Charge	Qgd		2.7		nC	VDS= -15V, ID= -4A, VGS= -10V	2
Turn-on Delay Time	td(on)		11		ns	VDD= -15V, ID= -7A, VGS= -10V, RGEN=2.5Ω	2
Turn-on Rise Time	tr		19		ns	VDD= -15V, ID= -7A, VGS= -10V, RGEN=2.5Ω	2
Turn-off Delay Time	td(off)		45		ns	VDD= -15V, ID= -7A, VGS= -10V, RGEN=2.5Ω	2
Turn-off Fall Time	tf		26		ns	VDD= -15V, ID= -7A, VGS= -10V, RGEN=2.5Ω	2

CAD (KiCad official)

Symbol: TMP3006I
Footprint: Package_TO_SOT_SMD:SOT-23
3D model: SOT-23 (KiCad packages3D, STEP)
3D model files: tmp3006i-etched.step / tmp3006i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tmp3006i.step / tmp3006i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Tritech-MOS datasheet (5 pp, sha256 c93a14056e1c1fe0, retrieved 2026-10-27, tier: lcsc)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF