main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers tmi8837: viewers · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago
tmi8837-etched.glb Publish 0.1.0 · Ray 12d ago
tmi8837-etched.step tmi8837: factory component page (tier=lcsc) · Ray 12d ago
tmi8837-hero.glb tmi8837: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
tmi8837-hero.overlay.json Publish 0.1.0 · Ray 12d ago
tmi8837.glb Publish 0.1.0 · Ray 12d ago
tmi8837.kicad_mod Publish 0.1.0 · Ray 12d ago
tmi8837.kicad_sym Publish 0.1.0 · Ray 12d ago
tmi8837.lbr Publish 0.1.0 · Ray 12d ago
tmi8837.step Publish 0.1.0 · Ray 12d ago

TMI8837

TMI · Motor Driver ICs · DFN-8-EP(2x2)

TMI8837 from TMI, in a DFN-8-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VM power_in Power supply for the driver, operating from 1.8 V to 11 V; connect a 0.1μF ceramic bypass capacitor to GND and at least 22μF bulk capacitance on VM to GND to stabilize VM during motor operation.
2 OUT1 output Motor driver output 1; absolute maximum voltage range is -0.3 V to Vin+0.3 V.
3 OUT2 output Motor driver output 2; absolute maximum voltage range is -0.3 V to Vin+0.3 V.
4 GND power_in Ground pin.
5 IN2 input PWM input 2 controlling the H-bridge per the input/output logic table; logic thresholds are referenced to VCC (VIH 0.5x to 0.6x VCC, VIL 0.25x to 0.4x VCC).
6 IN1 input PWM input 1 controlling the H-bridge per the input/output logic table; logic thresholds are referenced to VCC (VIH 0.5x to 0.6x VCC, VIL 0.25x to 0.4x VCC).
7 EN input Chip enable input; logic low puts the device into low-power sleep mode and logic high enables normal operation, with an internal pull-down resistor to GND.
8 VCC power_in Power supply for logic inputs, operating from 1.8 V to 7 V; connect a 0.1μF ceramic bypass capacitor to GND.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer TMI
Package DFN-8-EP(2x2)
Category Power Management ICs
Pins 9

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VM Voltage Range (absolute maximum) -0.3 11 V 2
VCC, IN1, IN2, EN Voltages Range -0.3 7 V 2
OUT1, OUT2 Voltage Range -0.3 V Printed as Vin+0.3 (expression, not computed) 2
Storage Temperature Range -50 150 °C 2
Junction Temperature -40 150 °C 2
VM Voltage Range (recommended operating) 1.8 11 V 3
TJ Operating Junction Temperature Range TJ -40 125 °C 3
VM Voltage Range VVM 1.8 11 V 4
VM sleep mode supply current IVMQ 45 95 nA VM=5V, VCC=3V, Sleep Mode 4
VCC Voltage Range VVCC 1.8 7 V 4
VCC sleep mode supply current IVCCQ 17 35 nA VM=5V, VCC=3V, Sleep Mode 4
Input Logic Low Voltage Falling Threshold VIL_F 0.25 0.4 x VCC 4
Input Logic High Voltage Rising Threshold VIH_R 0.5 0.6 x VCC 4
Input Logic Low Current IIL -5 5 μA 4
Output Switch Leakage Current ILEAK -200 200 nA 4
Over Current Protection IOCP 1.6 1.75 A 4
Output Enable time T1 180 265 ns 5
Output Disable time T2 70 100 ns 5
Delay Time (IN1 low to OUT2 high; IN2 low to OUT1 high) T3 140 215 ns 5
Delay Time (IN2 high to OUT1 low; IN1 high to OUT2 low) T4 160 240 ns 5
Output rise time T5 60 120 ns 5
Output fall time T6 38 100 ns 5
VM Supply Current (No PWM) IVM 124 μA VM=5V, VCC=3V, No PWM 4
VM Supply Current (50kHz PWM) IVM 0.53 mA VM=5V, VCC=3V, 50kHz PWM 4
VCC Supply Current (No PWM) IVCC 180 μA VM=5V, VCC=3V, No PWM 4
VCC Supply Current (50kHz PWM) IVCC 0.32 mA VM=5V, VCC=3V, 50kHz PWM 4
Input Logic Hysteresis VHYS 0.1 x VCC 4
Input Logic High Current IIH 40 μA 4
Input Pull Down Resistor RIN 100 kΩ 4
Output Switch On-Resistance (HS+LS) RON 0.65 Ω VM=5V, VCC=3V, Iload=800mA 4
VCC UVLO Voltage VUVLO 1.7 V 4
UVLO Hysteresis VUVLO_HY 100 mV 4
Over Current Retry Time TOCP_RT 1 ms 4
Thermal Shutdown Threshold TSDN 160 °C 4
Thermal Shutdown Hysteresis TSDN_HY 20 °C 4
Package Thermal Resistance θJA of DFN2x2-8 θJA 70 °C/W 2

CAD (KiCad official)

  • Symbol: TMI8837
  • Footprint: Package_DFN_QFN:DFN-8-1EP_2x2mm_P0.5mm_EP0.6x1.2mm
  • 3D model: DFN-8-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tmi8837-etched.step / tmi8837-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tmi8837.step / tmi8837.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TMI datasheet (10 pp, sha256 8ec751b87f560bb8, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF