component
TM74HC595
Public Made by Adomby adom
TM Shenzhen Titan Micro Elec Shifting Register, SOP-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
tm74hc595: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
bfd9570
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258
{
"schema_version": 1,
"type": "component",
"slug": "tm74hc595",
"title": "TM74HC595",
"brief": "TM Shenzhen Titan Micro Elec Shifting Register, SOP-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.2.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"tm74hc595"
],
"component": {
"mpn": "TM74HC595",
"manufacturer": "TM Shenzhen Titan Micro Elec",
"package": "SOP-16",
"pin_count": 16,
"category": "Logic",
"subcategory": "Shifting Register",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/9a69eb73354ec1d6c6428f1e2e0d0f0f.pdf",
"parts": {
"symbol": "tm74hc595.kicad_sym",
"footprint": "tm74hc595.kicad_mod",
"model_3d": "tm74hc595-etched.glb",
"model_3d_plain": "tm74hc595.glb",
"model_3d_step": "tm74hc595-etched.step",
"model_3d_step_plain": "tm74hc595.step",
"lbr": "tm74hc595.lbr"
},
"distributor_links": {
"lcsc": "C79097"
},
"pins": [
{
"number": "1",
"name": "QB",
"type": "tri_state",
"description": "Parallel tri-state output B (bit 2 of the storage register). Drives up to IO = ±6.0 mA at VDD = 4.5 V (±7.8 mA at 6.0 V). Placed in high-impedance when /OE is high."
},
{
"number": "2",
"name": "QC",
"type": "tri_state",
"description": "Parallel tri-state output C (bit 3 of the storage register). Same drive characteristics as QA-QH. High-impedance when /OE is high."
},
{
"number": "3",
"name": "QD",
"type": "tri_state",
"description": "Parallel tri-state output D (bit 4 of the storage register). Same drive characteristics as QA-QH. High-impedance when /OE is high."
},
{
"number": "4",
"name": "QE",
"type": "tri_state",
"description": "Parallel tri-state output E (bit 5 of the storage register). Same drive characteristics as QA-QH. High-impedance when /OE is high."
},
{
"number": "5",
"name": "QF",
"type": "tri_state",
"description": "Parallel tri-state output F (bit 6 of the storage register). Same drive characteristics as QA-QH. High-impedance when /OE is high."
},
{
"number": "6",
"name": "QG",
"type": "tri_state",
"description": "Parallel tri-state output G (bit 7 of the storage register). Same drive characteristics as QA-QH. High-impedance when /OE is high."
},
{
"number": "7",
"name": "QH",
"type": "tri_state",
"description": "Parallel tri-state output H (bit 8, last stage of the storage register). Same drive characteristics as QA-QH. High-impedance when /OE is high."
},
{
"number": "8",
"name": "GND",
"type": "power_in",
"description": "Ground (negative supply) reference for the device. Connect to system 0 V."
},
{
"number": "9",
"name": "SQH",
"type": "output",
"description": "Serial data output - the shifted-out data from the last stage (QH) of the internal shift register. Used to cascade to the SI input of the next TM74HC595 for chains longer than 8 bits. Not tri-stated by /OE."
},
{
"number": "10",
"name": "SCLR",
"type": "input",
"description": "Active-low shift-register clear (/SCLR). Driving this pin low asynchronously resets all stages of the shift register to 0; it does not affect the output storage latches until an RCK rising edge transfers the cleared data."
},
{
"number": "11",
"name": "SCK",
"type": "input",
"description": "Shift-register clock input. Serial data on SI is sampled on the rising edge of SCK and shifted through the internal 8-bit shift register (SPI-compatible). Max frequency > 25 MHz."
},
{
"number": "12",
"name": "RCK",
"type": "input",
"description": "Storage-register (latch) clock input. On the rising edge of RCK, the current contents of the shift register are transferred to the 8-bit output storage latches and appear on QA-QH (subject to /OE)."
},
{
"number": "13",
"name": "OE",
"type": "input",
"description": "Active-low output enable (/OE). When low, QA-QH drive the latched storage-register values; when high, QA-QH go to high impedance. Does not affect SQH or the shift-register contents."
},
{
"number": "14",
"name": "SI",
"type": "input",
"description": "Serial data input. Data present on SI is clocked into the first stage of the shift register on the rising edge of SCK. Setup time tsu ≈ 3.0 ns (VDD=5.0 V), hold time th ≈ 2.0 ns."
},
{
"number": "15",
"name": "QA",
"type": "tri_state",
"description": "Parallel tri-state output A (bit 1, first stage of the storage register). Drives up to IO = ±6.0 mA at VDD = 4.5 V (±7.8 mA at 6.0 V). High-impedance when /OE is high."
},
{
"number": "16",
"name": "VCC",
"type": "power_in",
"description": "Positive supply input. Recommended operating range 2.0 V to 5.5 V. Quiescent current Icc ≈ 4 µA (max at 25 °C, 6 V)."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/9a69eb73354ec1d6c6428f1e2e0d0f0f.pdf",
"pages": 8,
"sha256": "6212ea9b2c26f3b1",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-2.475,
-4.445
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOIC-16_3.9x9.9mm_P1.27mm@sha256:f9b5075740f7816c",
"mark": "drawn"
},
"logic": {
"family_id": "74HC595",
"logic_family": "74HC",
"function_code": "595",
"function_class": "ShiftRegister",
"function_name": "8-Bit SIPO Shift Register with Output Latch",
"manufacturer": "Titan Micro (Shenzhen)",
"is_specialty": false
},
"models_3d": [
{
"file": "tm74hc595.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
9.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "tm74hc595-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
9.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "b8b4699796af635d592da2ab7ce415caa1f1d04ef099060137b6150cb8923ee6",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "TM Shenzhen Titan Micro Elec",
"Package": "SOP-16",
"Category": "Logic",
"Pins": "16"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"tm74hc595"
],
"discovery_pitch": "TM74HC595 (TM Shenzhen Titan Micro Elec) component page with datasheet-verified CAD.",
"author": {
"name": "Ray"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"tm74hc595.kicad_sym",
"tm74hc595.kicad_mod",
"tm74hc595.glb",
"tm74hc595.step",
"tm74hc595-etched.step",
"tm74hc595.lbr",
"docs/hero.png",
"docs/tm74hc595-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-25T10:58:09.330Z"
}