Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TM1628L

TM Shenzhen Titan Micro Elec · LED Drivers · SOP-28

TM1628L from TM Shenzhen Titan Micro Elec, in a SOP-28. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected Empty pin with no internal connection; the datasheet lists it as 内部无连线 (no internal wiring).
2 DIO bidirectional Serial data input/output that samples data on the CLK rising edge and outputs data on the CLK falling edge, LSB first, with an internal 20K pull-up resistor.
3 CLK input Serial clock input that reads data on the rising edge and outputs data on the falling edge, with an internal 20K pull-up resistor.
4 STB input Chip-select input that initializes the serial interface on its falling edge, causes the first byte after STB goes low to be treated as a command, and causes CLK to be ignored while STB is high; it has an internal 20K pull-up resistor.
5 K1 input Key-scan data input whose value is latched after the display cycle ends.
6 K2 input Key-scan data input whose value is latched after the display cycle ends.
7 VDD power_in Logic power supply input; the normal operating range is 3 V to 5.5 V with 5 V typical.
8 SEG1/KS1 output Segment output that doubles as key-scan output, with a P-channel open-drain output stage and an LED segment drive current limit of -50 mA.
9 SEG2/KS2 output Segment output that doubles as key-scan output, with a P-channel open-drain output stage and an LED segment drive current limit of -50 mA.
10 SEG3/KS3 output Segment output that doubles as key-scan output, with a P-channel open-drain output stage and an LED segment drive current limit of -50 mA.
11 SEG4/KS4 output Segment output that doubles as key-scan output, with a P-channel open-drain output stage and an LED segment drive current limit of -50 mA.
12 SEG5/KS5 output Segment output that doubles as key-scan output, with a P-channel open-drain output stage and an LED segment drive current limit of -50 mA.
13 SEG6/KS6 output Segment output that doubles as key-scan output, with a P-channel open-drain output stage and an LED segment drive current limit of -50 mA.
14 SEG7/KS7 output Segment output that doubles as key-scan output, with a P-channel open-drain output stage and an LED segment drive current limit of -50 mA.
15 SEG8/KS8 output Segment output that doubles as key-scan output, with a P-channel open-drain output stage and an LED segment drive current limit of -50 mA.
16 SEG9/KS9 output Segment output that doubles as key-scan output, with a P-channel open-drain output stage and an LED segment drive current limit of -50 mA.
17 SEG10/KS10 output Segment output that doubles as key-scan output, with a P-channel open-drain output stage and an LED segment drive current limit of -50 mA.
18 GRID5/SEG14 output Multiplexed segment/grid output that serves as GRID5 or SEG14, with a grid sink current limit of 200 mA.
19 GRID6/SEG13 output Multiplexed segment/grid output that serves as GRID6 or SEG13, with a grid sink current limit of 200 mA.
20 GRID7/SEG12 output Multiplexed segment/grid output that serves as GRID7 or SEG12, with a grid sink current limit of 200 mA.
21 VDD power_in Logic power supply input; the normal operating range is 3 V to 5.5 V with 5 V typical.
22 GND power_in Logic ground that must be connected to system ground.
23 GRID4 output Digit output with an N-channel open-drain output stage and a grid sink current limit of 200 mA.
24 GRID3 output Digit output with an N-channel open-drain output stage and a grid sink current limit of 200 mA.
25 GND power_in Logic ground that must be connected to system ground.
26 GRID2 output Digit output with an N-channel open-drain output stage and a grid sink current limit of 200 mA.
27 GRID1 output Digit output with an N-channel open-drain output stage and a grid sink current limit of 200 mA.
28 GND power_in Logic ground that must be connected to system ground.

Key specifications

Parameter Value
Manufacturer TM Shenzhen Titan Micro Elec
Package SOP-28
Category LED Drivers
Pins 28

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
逻辑电源电压 (Logic supply voltage) VDD 3 5 5.5 V Ta = -20 ~ +80℃, Vss = 0V 15
高电平输入电压 (High-level input voltage) VIH 0.7 VDD Ta = -20 ~ +80℃, Vss = 0V 15
低电平输入电压 (Low-level input voltage) VIL 0 0.3 VDD Ta = -20 ~ +80℃, Vss = 0V 15
逻辑电源电压 (Logic supply voltage, absolute max) VDD -0.5 7 V Ta = 25℃, Vss = 0V 15
逻辑输入电压 (Logic input voltage) VI1 -0.5 V Ta = 25℃, Vss = 0V 15
LED SEG 驱动输出电流 (LED SEG drive output current) IO1 -50 mA Ta = 25℃, Vss = 0V 15
LED GRID 驱动输出电流 (LED GRID drive output current) IO2 200 mA Ta = 25℃, Vss = 0V 15
功率损耗 (Power dissipation) PD 400 mW Ta = 25℃, Vss = 0V 15
工作温度 (Operating temperature) Topt -40 80 ℃ Vss = 0V 15
储存温度 (Storage temperature) Tstg -65 150 ℃ Vss = 0V 15
高电平输出电流 (High-level output current) Ioh1 20 35 50 mA SEG1~SEG10, Vo = VDD -3V 16
低电平输入电流 (Low-level input current, as printed, GRID pins) IOL 80 120 mA GRID1~GRID7, Vo=0.3V 16
低电平输出电流 (Low-level output current) Idout 3 mA Vo = 0.4V, Dout 16
高电平输出电流容许量 (High-level output current tolerance) Itolsg 5 % Vo = VDD, 3V, SEG1~SEG10 16
高电平输入电压 (High-level input voltage, electrical table) VIH 0.7 VDD CLK, DIO, STB 16
低电平输入电压 (Low-level input voltage, electrical table) VIL 0.3 VDD CLK, DIO, STB 16
传输延迟时间 (Propagation delay time) tPLZ 300 ns CLK → DOUT 16
传输延迟时间 (Propagation delay time) tPZL 100 ns CL = 15pF, RL = 10KΩ 16
上升时间 (Rise time) tTZH 1 2 μs CL = 300pF, SEG1~SEG10 16
上升时间 (Rise time) tTZH 2 0.5 μs GRID1~GRID4, SEG12/GRID7~SEG14/GRID5 16
下降时间 (Fall time) tTHZ 1.5 μs CL = 300pF, SEGn, GRIDn 16
最大输入时钟频率 (Maximum input clock frequency) Fmax 1 MHz 占空比50% (duty cycle 50%) 16
输入电容 (Input capacitance) CI 15 pF 16
时钟脉冲宽度 (Clock pulse width) PWCLK 500 ns 17
选通脉冲宽度 (Strobe pulse width) PWSTB 1 μs 17
数据建立时间 (Data setup time) tSETUP 100 ns 17
数据保持时间 (Data hold time) tHOLD 100 ns 17
CLK →STB 时间 (CLK to STB time) tCLK-STB 1 μs CLK↑→STB↑ 17

CAD (KiCad official)

  • Symbol: TM1628L
  • Footprint: Package_SO:SOP-28_8.4x18.16mm_P1.27mm
  • 3D model: SOP-28 (KiCad packages3D, STEP)
  • 3D model files: tm1628l-etched.step / tm1628l-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tm1628l.step / tm1628l.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TM Shenzhen Titan Micro Elec datasheet (18 pp, sha256 b83dc883c47e4b9a, retrieved 2026-10-19, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF