Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TM15N10SI

Tritech MOS · MOSFETs · SOT-89-3L

TM15N10SI from Tritech MOS, in a SOT-89-3L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; gate-source voltage rated ±20 V, threshold 1 V min to 3 V max at VDS=VGS, IDS=250µA.
2 D passive Drain, also connected to the tab; drain-source voltage rated 100 V and continuous drain current 15 A at TC=25°C.
3 S passive Source; diode continuous forward current 3 A.

Key specifications

Parameter Value
Manufacturer Tritech MOS
Package SOT-89-3L
Category Transistors/Thyristors
Pins 3

CAD (KiCad official)

  • Symbol: TM15N10SI
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89-3L (KiCad packages3D, STEP)
  • 3D model files: tm15n10si-etched.step / tm15n10si-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tm15n10si.step / tm15n10si.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Tritech MOS datasheet (7 pp, sha256 e778b04d23b79371, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF