component

TM006P03NF

Public Made by Adom

by adom

Tritech-MOS MOSFETs, DFN-8(5x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorstm006p03nffactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 14d ago
viewers tm006p03nf: viewers · Ray 14d ago
package.json Publish 0.1.0 · Ray 14d ago
page.json Set visibility: public · Ray 14d ago
README.md Publish 0.1.0 · Ray 14d ago
tm006p03nf-etched.glb Publish 0.1.0 · Ray 14d ago
tm006p03nf-etched.step tm006p03nf: factory component page (tier=lcsc) · Ray 14d ago
tm006p03nf-hero.glb tm006p03nf: hero GLB from the etched model (keeps the MPN mark) · Ray 14d ago
tm006p03nf-hero.overlay.json Publish 0.1.0 · Ray 14d ago
tm006p03nf.glb Publish 0.1.0 · Ray 14d ago
tm006p03nf.kicad_mod Publish 0.1.0 · Ray 14d ago
tm006p03nf.kicad_sym Publish 0.1.0 · Ray 14d ago
tm006p03nf.lbr Publish 0.1.0 · Ray 14d ago
tm006p03nf.step Publish 0.1.0 · Ray 14d ago

TM006P03NF

Tritech-MOS · MOSFETs · DFN-8(5x6)

TM006P03NF from Tritech-MOS, in a DFN-8(5x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET, with continuous source current IS up to -70A, tied to pins 2 and 3.
2 S passive Source of the P-channel MOSFET, with continuous source current IS up to -70A, tied to pins 1 and 3.
3 S passive Source of the P-channel MOSFET, with continuous source current IS up to -70A, tied to pins 1 and 2.
4 G input Gate of the P-channel MOSFET, with a gate-source voltage rating of ±20V and a threshold VGS(th) of -1.0V to -2.5V.
5 D passive Drain of the P-channel MOSFET, rated for VDS of -30V and continuous ID of -70A at TC=25°C, tied to pins 6 to 8.
6 D passive Drain of the P-channel MOSFET, rated for VDS of -30V and continuous ID of -70A at TC=25°C, tied to pins 5, 7 and 8.
7 D passive Drain of the P-channel MOSFET, rated for VDS of -30V and continuous ID of -70A at TC=25°C, tied to pins 5, 6 and 8.
8 D passive Drain of the P-channel MOSFET, rated for VDS of -30V and continuous ID of -70A at TC=25°C, tied to pins 5 to 7.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Tritech-MOS
Package DFN-8(5x6)
Category Transistors/Thyristors
Pins 9

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Breakdown Voltage V(BR)DSS -30 V VGS = 0V, ID = -250µA 2
Gate-body Leakage current IGSS 100 nA VDS = 0V, VGS = ±20V 2
Zero Gate Voltage Drain Current TJ=25℃ IDSS -1 μA VDS = -24V, VGS = 0V, TJ=25℃ 2
Zero Gate Voltage Drain Current TJ=55℃ IDSS -5 μA VDS = -24V, VGS = 0V, TJ=55℃ 2
Gate-Threshold Voltage VGS(th) -1 -1.6 -2.5 V VDS = VGS, ID = -250µA 2
Drain-Source On-Resistance RDS(on) 6 8.8 mΩ VGS = -10V, ID = -12A 2
Drain-Source On-Resistance RDS(on) 9 14 mΩ VGS = -4.5V, ID = -8A 2
Diode Forward Voltage VSD -1 V IS = -1A, VGS = 0V 2
Continuous Source Current IS -70 A VG=VD=0V, Force Current 2
Drain-Source Voltage VDS -30 V 1
Gate-Source Voltage VGS -20 20 V 1
Continuous Drain Current ID -70 A TC=25℃, VGS=-10V 1
Continuous Drain Current ID -40 A TC=75℃, VGS=-10V 1
Pulsed Drain Current IDM -175 A 1
Single Pulse Avalanche Energy EAS 31 mJ 1
Avalanche Current IAS -70 A 1
Total Power Dissipation PD 31.2 W TC=25℃ 1
Operating Junction and Storage Temperature Range TJ, TSTG -55 150 °C 1
Thermal Resistance Junction-to-Ambient RθJA 61 °C/W 1
Thermal Resistance Junction-to-Case RθJC 4 °C/W 1
Forward Transconductance gfs 28 S VDS = -5V, ID = -20A 2
Input Capacitance Ciss 4320 pF VDS = -15V, VGS =0V, f =1MHz 2
Output Capacitance Coss 529 pF VDS = -15V, VGS =0V, f =1MHz 2
Reverse Transfer Capacitance Crss 487 pF VDS = -15V, VGS =0V, f =1MHz 2
Gate Resistance Rg 4 Ω VDS = 0V, VGS= 0V, f=1.0MHz 2
Total Gate Charge Qg 45 nC VGS = -10V, VDS = -15V, ID= -15A 2
Gate-Source Charge Qgs 8.5 nC VGS = -10V, VDS = -15V, ID= -15A 2
Gate-Drain Charge Qgd 12.8 nC VGS = -10V, VDS = -15V, ID= -15A 2
Turn-On Delay Time td(on) 18.9 nS VGS = -10V, VDD = -15V, RG = 2.5Ω, ID= -15A 2
Rise Time tr 15.7 nS VGS = -10V, VDD = -15V, RG = 2.5Ω, ID= -15A 2
Turn-Off Delay Time td(off) 64.8 nS VGS = -10V, VDD = -15V, RG = 2.5Ω, ID= -15A 2
Fall Time tf 36.5 nS VGS = -10V, VDD = -15V, RG = 2.5Ω, ID= -15A 2

CAD (KiCad official)

  • Symbol: TM006P03NF
  • Footprint: Package_DFN_QFN:DFN-S-8-1EP_6x5mm_P1.27mm
  • 3D model: DFN-8(5x6) (KiCad packages3D, STEP)
  • 3D model files: tm006p03nf-etched.step / tm006p03nf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tm006p03nf.step / tm006p03nf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Tritech-MOS datasheet (6 pp, sha256 1032a4a300b1dd58, retrieved 2026-10-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF