component
TLV9352IDR
Public Made by Adomby adom
Texas Instruments Operational Amplifier, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTLV9352IDR
Texas Instruments · Operational Amplifier · SOIC-8
TLV9352IDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT A | output | Output, channel A. Rail-to-rail output stage capable of sourcing/sinking up to ±60 mA typical. |
| 2 | -IN A | input | Inverting input, channel A. High-impedance input with common-mode range extending to both supply rails and low input bias current (±10 pA typical). |
| 3 | +IN A | input | Noninverting input, channel A. High-impedance input with common-mode range extending to both supply rails and low input bias current (±10 pA typical). |
| 4 | V- | power_in | Negative (lowest) power supply. Single supply 4.5 V to 40 V or split supply ±2.25 V to ±20 V referenced to V+. Tie to GND for single-supply operation. |
| 5 | +IN B | input | Noninverting input, channel B. High-impedance input with common-mode range extending to both supply rails and low input bias current (±10 pA typical). |
| 6 | -IN B | input | Inverting input, channel B. High-impedance input with common-mode range extending to both supply rails and low input bias current (±10 pA typical). |
| 7 | OUT B | output | Output, channel B. Rail-to-rail output stage capable of sourcing/sinking up to ±60 mA typical. |
| 8 | V+ | power_in | Positive (highest) power supply. Single supply 4.5 V to 40 V or split supply ±2.25 V to ±20 V. Decouple with 0.1 µF ceramic close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Op-amp/Cmp |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
TLV9352IDRTLV9352IDRIDDFRTLV9352IDRIDDFTLV9352IDRIPWRTLV9352IDRIPWTLV9352IDRIDGKRTLV9352IDRIDGK
CAD (KiCad official)
- Symbol:
TLV9352IDR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tlv9352idr-etched.step/tlv9352idr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tlv9352idr.step/tlv9352idr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (67 pp, sha256
62340564d0ba6841, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).