Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLV9024QPWRQ1

Texas Instruments · Comparators · TSSOP-14

TLV9024QPWRQ1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT2 output Open-drain output of comparator 2, which can be pulled up to an external voltage from 0 V to 5.5 V independent of V+.
2 OUT1 output Open-drain output of comparator 1, which can be pulled up to an external voltage from 0 V to 5.5 V independent of V+.
3 V+ power_in Positive supply pin; the supply voltage range is 1.65 V to 5.5 V.
4 IN1- input Inverting input of comparator 1; the input must be kept within (V-) - 0.2 V to (V+) + 0.2 V for specified operation, and inputs tolerate up to 5.5 V regardless of supply.
5 IN1+ input Non-inverting input of comparator 1; the input must be kept within (V-) - 0.2 V to (V+) + 0.2 V for specified operation, and inputs tolerate up to 5.5 V regardless of supply.
6 IN2- input Inverting input of comparator 2; the input must be kept within (V-) - 0.2 V to (V+) + 0.2 V for specified operation, and inputs tolerate up to 5.5 V regardless of supply.
7 IN2+ input Non-inverting input of comparator 2; the input must be kept within (V-) - 0.2 V to (V+) + 0.2 V for specified operation, and inputs tolerate up to 5.5 V regardless of supply.
8 IN3- input Inverting input of comparator 3; the input must be kept within (V-) - 0.2 V to (V+) + 0.2 V for specified operation, and inputs tolerate up to 5.5 V regardless of supply.
9 IN3+ input Non-inverting input of comparator 3; the input must be kept within (V-) - 0.2 V to (V+) + 0.2 V for specified operation, and inputs tolerate up to 5.5 V regardless of supply.
10 IN4- input Inverting input of comparator 4; the input must be kept within (V-) - 0.2 V to (V+) + 0.2 V for specified operation, and inputs tolerate up to 5.5 V regardless of supply.
11 IN4+ input Non-inverting input of comparator 4; the input must be kept within (V-) - 0.2 V to (V+) + 0.2 V for specified operation, and inputs tolerate up to 5.5 V regardless of supply.
12 V- power_in Negative supply pin; tie to GND for single-supply operation.
13 OUT4 output Open-drain output of comparator 4, which can be pulled up to an external voltage from 0 V to 5.5 V independent of V+.
14 OUT3 output Open-drain output of comparator 3, which can be pulled up to an external voltage from 0 V to 5.5 V independent of V+.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Amplifiers/Comparators
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
输入失调电压 VOS -1.5 0.3 1.5 mV VS = 1.8V 和 5V 12
输入失调电压(温度范围) VOS -2 2 mV VS = 1.8V 和 5V,TA = –40°C 至 +125°C 12
输入失调电压温漂 dVIO/dT -0.5 0.5 µV/°C VS = 1.8V 和 5V,TA = –40°C 至 +125°C 12
静态电流(每个比较器) IQ 16 30 µA VS = 1.8V 和 5V,无负载,低输出 12
静态电流(每个比较器,温度范围) IQ 35 µA VS = 1.8V 和 5V,无负载,低输出,TA = –40°C 至 +125°C 12
电源抑制比(开漏版本) PSRR 100 µV/V VS = 1.8V 至 5V,TA = –40°C 至 +125°C(开漏版本) 12
电源抑制比(开漏版本) PSRR 80 95 dB VS = 1.8V 至 5V,TA = –40°C 至 +125°C(开漏版本) 12
共模抑制比 CMRR 60 70 dB VS = 5V,(V–) – 0.2V < VCM < (V+) + 0.2V,TA = –40°C 至 +125°C 12
共模抑制比 CMRR 50 60 dB VS = 1.8V,(V–) – 0.2V < VCM < (V+) + 0.2V,TA = –40°C 至 +125°C 12
大信号差分电压放大(仅开漏版本) AVD 50 200 V/mV 仅限开漏版本 12
输出低电平电压摆幅 (V–) VOL 75 125 mV ISINK = 4mA,TA = 25°C 12
输出低电平电压摆幅 (V–)(温度范围) VOL 175 mV ISINK = 4mA,TA = –40°C 至 +125°C 12
短路电流(灌入) ISC 90 100 mA VS = 5V,灌入 12
结至环境热阻(PW, TSSOP-14) θJA 155 °C/W 7
结至外壳(顶部)热阻(PW, TSSOP-14) θJC(top) 82 °C/W 7
结至电路板热阻(PW, TSSOP-14) θJB 98.5 °C/W 7
结至顶部特征参数(PW, TSSOP-14) ψJT 25.7 °C/W 7
结至电路板特征参数(PW, TSSOP-14) ψJB 97.6 °C/W 7

CAD (KiCad official)

  • Symbol: TLV9024QPWRQ1
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: tlv9024qpwrq1-etched.step / tlv9024qpwrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv9024qpwrq1.step / tlv9024qpwrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (75 pp, sha256 12a2bf08ad1564d8, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF