component

TLV840NADL20DBVR

Public Made by Adom

by adom

Texas Instruments Supervisor And Reset ICs, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tlv840nadl20dbvrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tlv840nadl20dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers tlv840nadl20dbvr: viewers · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Initial commit: component/tlv840nadl20dbvr · Ray 9d ago
tlv840nadl20dbvr-etched.fit.json tlv840nadl20dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tlv840nadl20dbvr-etched.glb tlv840nadl20dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tlv840nadl20dbvr-etched.step tlv840nadl20dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tlv840nadl20dbvr.glb Publish 0.1.0 · Ray 9d ago
tlv840nadl20dbvr.kicad_mod Publish 0.1.0 · Ray 9d ago
tlv840nadl20dbvr.kicad_sym Publish 0.1.0 · Ray 9d ago
tlv840nadl20dbvr.lbr Publish 0.1.0 · Ray 9d ago
tlv840nadl20dbvr.step Publish 0.1.0 · Ray 9d ago

TLV840NADL20DBVR

Texas Instruments · Supervisor And Reset ICs · SOT-23-5

TLV840NADL20DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET output Open-drain active-low reset output asserted when VDD falls below the 2.0 V negative voltage threshold (VIT-) and held low for reset delay period (tD) after VDD recovery above threshold plus 5% hysteresis.
2 VDD power_in Input supply voltage monitor; TLV840 operates with recommended voltage range 0.7 V to 6 V.
3 GND power_in Ground; negative supply rail.
4 NC unconnected No Connect; pin can be left floating or connected to ground.
5 NC unconnected No Connect; pin can be left floating or connected to ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TLV840NADL20DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tlv840nadl20dbvr-etched.step / tlv840nadl20dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv840nadl20dbvr.step / tlv840nadl20dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 a8df9af31101d134, retrieved 2026-09-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF