Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLV840MADL30DBVRQ1

Texas Instruments · Supervisor And Reset ICs · SOT-23-5

TLV840MADL30DBVRQ1 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET output Active-low open-drain reset output, asserted low (VOL 300 mV max) when VDD < VIT- (3.0 V), deasserted after reset delay tD (40 µs to 6.2 s programmable) following VDD recovery above VIT+ (VIT- + 5% hysteresis), requires external pull-up resistor.
2 VDD power_in Input supply voltage monitored from 0.7 V to 6 V with typical quiescent current of 120 nA and hysteresis-based fault detection at 3.0 V threshold with 5% built-in hysteresis.
3 GND power_in Ground reference for device operation and timing circuits.
4 MR input Manual reset active-low input with internal 100 kΩ pull-up; asserting reset by pulling low (< 0.3 V·VDD) for minimum 500 ns pulse width, deasserts after reset delay tD following return to logic high (> 0.7 V·VDD).
5 CT passive Capacitor time delay pin with 500 kΩ internal resistance; connect external capacitor (max 10 µF) to ground to program reset delay from 40 µs (open) to 6.2 s, or leave floating for minimum fixed delay.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TLV840MADL30DBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tlv840madl30dbvrq1-etched.step / tlv840madl30dbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv840madl30dbvrq1.step / tlv840madl30dbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (33 pp, sha256 1398027069db3ad2, retrieved 2026-09-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF