component
TLV840CADL29DBVR
Public Made by Adomby adom
Texas Instruments Supervisor and Reset ICs, SOT-23-5. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+108−8@@ -1,13 +1,118 @@ {+ "schema_version": 1,+ "type": "component", "slug": "tlv840cadl29dbvr",+ "title": "TLV840CADL29DBVR",+ "brief": "Texas Instruments Supervisor and Reset ICs, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.", "version": "0.1.0",- "type": "component",- "description": "Texas Instruments Supervisor and Reset ICs, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+ "license": "CC-BY-SA-4.0", "tags": [ "component", "pmic", "tlv840cadl29dbvr" ],+ "component": {+ "mpn": "TLV840CADL29DBVR",+ "manufacturer": "Texas Instruments",+ "package": "SOT-23-5",+ "pin_count": 5,+ "category": "PMIC",+ "subcategory": "Supervisor and Reset ICs",+ "datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2302220500_Texas-Instruments-TLV840CADL29DBVR_C3686404.pdf",+ "parts": {+ "symbol": "tlv840cadl29dbvr.kicad_sym",+ "footprint": "tlv840cadl29dbvr.kicad_mod",+ "model_3d": "tlv840cadl29dbvr.glb",+ "model_3d_step": "tlv840cadl29dbvr.step",+ "lbr": "tlv840cadl29dbvr.lbr"+ },+ "distributor_links": {},+ "pins": [+ {+ "number": "1",+ "name": "RESET",+ "type": "output",+ "description": "Active-low, open-drain reset output. Asserted low when VDD falls below the negative voltage threshold (VIT-). RESET remains asserted for the delay time tD after VDD rises above VIT+ (= VIT- + VHYS). Requires an external pull-up resistor to VDD (or another rail up to 6 V); absolute-max current +/-20 mA, recommended <= 5 mA."+ },+ {+ "number": "2",+ "name": "VDD",+ "type": "power_in",+ "description": "Input supply voltage; also the monitored rail. Operating range 0.7 V to 6 V (abs-max 6.5 V). Typical supply current 120 nA. Bypass with a local ceramic capacitor close to the pin."+ },+ {+ "number": "3",+ "name": "GND",+ "type": "power_in",+ "description": "Device ground reference."+ },+ {+ "number": "4",+ "name": "NC",+ "type": "unconnected",+ "description": "No connect. Pin may be left floating; TI recommends tying to GND. On the TLV840M variant this pin is the manual-reset MR input, but on the TLV840C ordered here it is NC."+ },+ {+ "number": "5",+ "name": "CT",+ "type": "passive",+ "description": "Capacitor time-delay pin. Program the reset time delay tD by connecting an external capacitor between CT and GND. Leave floating for the minimum ~40 us delay. Abs-max voltage -0.3 V to VDD+0.3 V."+ }+ ],+ "provenance": {+ "extractor": "ds2sf",+ "datasheet": {+ "url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2302220500_Texas-Instruments-TLV840CADL29DBVR_C3686404.pdf",+ "pages": 31,+ "sha256": "633f808ea9d57097",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 5,+ "described": 5,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "metadata": {+ "specs": {+ "Manufacturer": "Texas Instruments",+ "Package": "SOT-23-5",+ "Category": "PMIC",+ "Pins": "5"+ }+ },+ "variants": [+ {+ "mpn": "TLV840CADL29DBVR",+ "kind": "packaging"+ },+ {+ "mpn": "TLV840CADL29DBVRDBVT",+ "kind": "packaging"+ }+ ],+ "sections": [+ "hero",+ "viewers",+ "readme",+ "breadcrumbs",+ "info"+ ],+ "discovery_triggers": [+ "tlv840cadl29dbvr"+ ],+ "discovery_pitch": "TLV840CADL29DBVR (Texas Instruments) component page with datasheet-verified CAD.",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }, "dependencies": {}, "hero": { "type": "image",@@ -25,10 +130,5 @@ "docs/tlv840cadl29dbvr-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ],- "visibility": "public",- "author": {- "name": "Ray",- "email": "[email protected]"- }+ ] }