main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tlv76733dgnr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers tlv76733dgnr: viewers · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Initial commit: component/tlv76733dgnr · Ray 4d ago
tlv76733dgnr-etched.fit.json tlv76733dgnr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tlv76733dgnr-etched.glb tlv76733dgnr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tlv76733dgnr-etched.step tlv76733dgnr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tlv76733dgnr.glb Publish 0.1.0 · Ray 4d ago
tlv76733dgnr.kicad_mod Publish 0.1.0 · Ray 4d ago
tlv76733dgnr.kicad_sym Publish 0.1.0 · Ray 4d ago
tlv76733dgnr.lbr Publish 0.1.0 · Ray 4d ago
tlv76733dgnr.step Publish 0.1.0 · Ray 4d ago

TLV76733DGNR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · HVSSOP-8

TLV76733DGNR from Texas Instruments, in a HVSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Output pin providing regulated 3.3V; place the output capacitor as close to OUT and GND pins as possible.
2 SNS input Output sense pin for fixed-voltage devices; connect to OUT pin or remotely sense output voltage at load; do not float this pin.
3 NC unconnected Do not connect to a biased voltage; tie this pin to ground or leave floating.
4 GND power_in Ground pin; all ground pins must be grounded for proper device operation.
5 EN input Enable pin; drive high to enable the device, drive low to disable; has internal pullup and can be left floating to enable.
6 GND power_in Ground pin; all ground pins must be grounded for proper device operation.
7 NC unconnected Do not connect to a biased voltage; tie this pin to ground or leave floating.
8 IN power_in Input pin accepting 2.5V to 16V supply voltage; place input capacitor as close to IN and GND pins as possible.
9 Thermal pad passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HVSSOP-8
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: TLV76733DGNR
  • Footprint: Package_SO:HVSSOP-8-1EP_3x3mm_P0.65mm_EP1.57x1.89mm
  • 3D model: HVSSOP-8, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.0 mm nominal HVSSOP height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: tlv76733dgnr-etched.step / tlv76733dgnr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv76733dgnr.step / tlv76733dgnr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 c631d45696a7ef20, retrieved 2026-10-01, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF