Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLV75718PDRVR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)

TLV75718PDRVR from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage pin. Requires a >=1 µF capacitor to GND (effective capacitance >0.47 µF after derating). Delivers up to 1 A output current.
2 NC unconnected No internal connection. Leave floating or tie to any potential.
3 GND power_in Ground reference pin for the LDO.
4 EN input Enable input. Drive above VHI (typ 1 V, max 1.44 V) to turn on the regulator; drive below VLO (max 0.3 V) to place the LDO into shutdown (ISHDN typ 0.1 µA). Internal 95 Ω pulldown on P version helps discharge output.
5 NC unconnected No internal connection. Leave floating or tie to any potential.
6 IN power_in Supply input pin, 1.45 V to 5.5 V. Requires a >=1 µF capacitor to GND (effective >0.47 µF after derating). Absolute maximum 6 V.
PAD Thermal Pad passive Exposed thermal pad on the package bottom. Internally connected to GND; must be soldered to a large-area ground plane for proper thermal performance (RθJC(bot) = 34.7 °C/W).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category PMIC
Pins 7

Ordering variants

Same part, different packaging or reel option.

  • TLV75718PDRVR
  • TLV75718PDRVRDRVT
  • TLV75718PDRVRDBVR
  • TLV75718PDRVRDBVT

CAD (KiCad official)

  • Symbol: TLV75718PDRVR
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tlv75718pdrvr-etched.step / tlv75718pdrvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv75718pdrvr.step / tlv75718pdrvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 3ffbc3c8f7ee4253, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF