component

TLV73330PQDBVRQ1

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tlv73330pqdbvrq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs tlv73330pqdbvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers tlv73330pqdbvrq1: viewers · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Initial commit: component/tlv73330pqdbvrq1 · Ray 9d ago
tlv73330pqdbvrq1-etched.fit.json tlv73330pqdbvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tlv73330pqdbvrq1-etched.glb tlv73330pqdbvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tlv73330pqdbvrq1-etched.step tlv73330pqdbvrq1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
tlv73330pqdbvrq1.glb Publish 0.1.0 · Ray 9d ago
tlv73330pqdbvrq1.kicad_mod Publish 0.1.0 · Ray 9d ago
tlv73330pqdbvrq1.kicad_sym Publish 0.1.0 · Ray 9d ago
tlv73330pqdbvrq1.lbr Publish 0.1.0 · Ray 9d ago
tlv73330pqdbvrq1.step Publish 0.1.0 · Ray 9d ago

TLV73330PQDBVRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TLV73330PQDBVRQ1 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN input Input pin rated 1.4 V to 5.5 V with small capacitor recommended from this pin to ground.
2 GND power_in Ground pin, electrically connected to GND node.
3 EN input Enable pin; drive above VEN(HI) = 0.9 V to enable or below VEN(LO) = 0.35 V to shutdown.
4 NC unconnected No internal connection.
5 OUT output Regulated output pin providing 1.0 V to 3.3 V nominal with 1-μF ceramic capacitor recommended from this pin to ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TLV73330PQDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tlv73330pqdbvrq1-etched.step / tlv73330pqdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv73330pqdbvrq1.step / tlv73330pqdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 2828394ba8fc4cbb, retrieved 2026-09-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF