TLV73325PDBVR
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownTLV73325PDBVR
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5
TLV73325PDBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Input supply pin (1.4 V to 5.5 V). A small ceramic input capacitor to GND is recommended for best performance, though the device is designed to be stable capacitor-free. |
| 2 | GND | power_in | Device ground reference pin. Connect to system ground. |
| 3 | EN | input | Enable input. Drive above V_EN(HI) to turn the regulator on; drive below V_EN(LO) to place the LDO in shutdown. Do not leave floating. Enable range 0 V to VIN. |
| 4 | NC | unconnected | No internal connection. May be left floating or tied to GND. |
| 5 | OUT | power_out | Regulated output voltage pin (3.3 V nominal for the '33' option, up to 300 mA). A 1-µF ceramic output capacitor to GND is recommended for best transient response, though the device is stable capacitor-free. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-5 |
| Category | PMIC |
| Pins | 5 |
Ordering variants
Same part, different packaging or reel option.
TLV73325PDBVRTLV73325PDBVRDBVTTLV73325PDBVRDQNRTLV73325PDBVRDQNT
CAD (KiCad official)
- Symbol:
TLV73325PDBVR - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
tlv73325pdbvr-etched.step/tlv73325pdbvr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tlv73325pdbvr.step/tlv73325pdbvr.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
tlv73325pdbvr.step |
85 KB | You want the bare part, or you mark your own boards. |
tlv73325pdbvr-etched.step |
2.2 MB | You want the part with TLV73325PDBVR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 543 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (38 pp, sha256
90bfb97211798d7f, retrieved 2026-08-17, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).