component

TLV71310PDBVT

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tlv71310pdbvtfactory-2.0.0extractor-text

Verified TLV71310PDBVT

by Ray · last 5 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

5 Nov 2026RayPublished by the parts factory: tier mfr, 5 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: TLV71310PDBVT · SOT-23-5 · 5 pins
  • ✓copper: 5 copper pads, none touching another net
  • ✓datasheet: all 5 pin names found in the 39-page datasheet
  • ✓distributor: lcsc C2867912, digikey 296-TLV71310PDBVTTR-ND, mouser 595-TLV71310PDBVT
  • ✓family: SOT-23-5
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-ixec6h_8/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 5 pins = 5 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 5 pins agree
  • ✓symbol_text: no pin names collide
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ tlv71310pdbvt.kicad_sym✓ tlv71310pdbvt.kicad_mod✓ tlv71310pdbvt.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7h ago
viewers tlv71310pdbvt: viewers · Ray 7h ago
package.json Publish 0.1.0 · Ray 7h ago
page.json Set visibility: public · Ray 7h ago
README.md Publish 0.1.0 · Ray 7h ago
tlv71310pdbvt-etched.glb Publish 0.1.0 · Ray 7h ago
tlv71310pdbvt-etched.step tlv71310pdbvt: factory component page (tier=mfr) · Ray 7h ago
tlv71310pdbvt-hero.glb tlv71310pdbvt: hero GLB from the etched model (keeps the MPN mark) · Ray 7h ago
tlv71310pdbvt-hero.overlay.json Publish 0.1.0 · Ray 7h ago
tlv71310pdbvt.glb Publish 0.1.0 · Ray 7h ago
tlv71310pdbvt.kicad_mod Publish 0.1.0 · Ray 7h ago
tlv71310pdbvt.kicad_sym Publish 0.1.0 · Ray 7h ago
tlv71310pdbvt.lbr Publish 0.1.0 · Ray 7h ago
tlv71310pdbvt.step Publish 0.1.0 · Ray 7h ago
verification.json Verified: Published by the parts factory: tier mfr, 5 pins · Ray 7h ago

TLV71310PDBVT

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TLV71310PDBVT from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input pin; a small capacitor is recommended from this pin to ground, and the input voltage range is 1.4 V to 5.5 V.
2 GND power_in Ground pin.
3 EN input Driving EN over 0.9 V turns on the regulator, and driving EN below 0.4 V puts the regulator into shutdown mode.
4 NC unconnected No internal connection.
5 OUT power_out Regulated output voltage pin; a small 1-μF ceramic capacitor is recommended from this pin to ground for best transient response.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input voltage VIN 1.4 5.5 V 6
Output current IOUT 0 150 mA 6
Input capacitor CIN 0 1 µF 6
Output capacitor COUT 0 0.1 100 µF 6
Operating junction temperature range TJ -40 125 °C 6
Input voltage absolute maximum VIN -0.3 6 V With respect to GND 6
Output voltage absolute maximum VOUT -0.3 3.6 V With respect to GND 6
Storage temperature Tstg -55 150 °C 6
Junction temperature absolute maximum TJ -55 125 °C 6
Input voltage range VIN 1.4 5.5 V 7
Output voltage range VOUT 1 3.3 V 7
DC output accuracy VOUT -20 20 mV VOUT < 1.8 V, TJ = 25°C 7
DC output accuracy VOUT -50 50 mV VOUT < 1.2 V, -40°C ≤ TJ ≤ 125°C 7
Line regulation ΔVOUT(ΔVIN) 1 5 mV Max {VOUT(nom) + 0.5 V, VIN = 2.0 V} ≤ VIN ≤ 5.5 V 7
Load regulation ΔVOUT(ΔIOUT) 10 30 mV 0 mA ≤ IOUT ≤ 150 mA 7
Dropout voltage VDO 600 900 mV VOUT = 0.98 × VOUT(nom), TJ = -40°C to 85°C; 1 V ≤ VOUT < 1.8 V, IOUT = 150 mA 7
Dropout voltage VDO 600 1020 mV VOUT = 0.98 × VOUT(nom), TJ = -40°C to 125°C; 1 V ≤ VOUT < 1.8 V, IOUT = 150 mA 7
Ground pin current IGND 50 75 µA IOUT = 0 mA 7
Shutdown current ISHUTDOWN 0.1 1 µA VEN ≤ 0.4 V, 2.0 V ≤ VIN ≤ 5.5 V, TJ = 25°C 7
Enable high (enabled) VHI 0.9 V Printed as 0.9 VIN 7
Enable low (disabled) VLO 0 0.4 V 7
Junction-to-ambient thermal resistance RθJA 249 °C/W DBV (SOT23) 5-pin package 6
Junction-to-case (top) thermal resistance RθJC(top) 172.7 °C/W DBV (SOT23) 5-pin package 6
Junction-to-board thermal resistance RθJB 76.7 °C/W DBV (SOT23) 5-pin package 6
Junction-to-top characterization parameter ψJT 49.7 °C/W DBV (SOT23) 5-pin package 6
Junction-to-board characterization parameter ψJB 75.8 °C/W DBV (SOT23) 5-pin package 6
Thermal shutdown TSD 158 °C Shutdown, temperature increasing 7
Thermal shutdown reset TSD 140 °C Reset, temperature decreasing 7
Pulldown resistor (TLV713P only) RPULLDOWN 120 Ω VIN = 4 V 7

CAD (KiCad official)

  • Symbol: TLV71310PDBVT
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tlv71310pdbvt-etched.step / tlv71310pdbvt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv71310pdbvt.step / tlv71310pdbvt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 dc2f2e301f114fbe, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF