main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers tlv71211dser: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/tlv71211dser · Ray 2d ago
tlv71211dser-etched.glb tlv71211dser: factory component page (tier=lcsc) · Ray 2d ago
tlv71211dser-etched.step tlv71211dser: factory component page (tier=lcsc) · Ray 2d ago
tlv71211dser-hero.glb Publish 0.1.0 · Ray 2d ago
tlv71211dser-hero.overlay.json Publish 0.1.0 · Ray 2d ago
tlv71211dser.glb Publish 0.1.0 · Ray 2d ago
tlv71211dser.kicad_mod Publish 0.1.0 · Ray 2d ago
tlv71211dser.kicad_sym Publish 0.1.0 · Ray 2d ago
tlv71211dser.lbr Publish 0.1.0 · Ray 2d ago
tlv71211dser.step Publish 0.1.0 · Ray 2d ago

TLV71211DSER

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6(1.5x1.5)

TLV71211DSER from Texas Instruments, in a WSON-6(1.5x1.5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input supply pin accepting 2.0 V to 5.5 V with recommended 1.0 mF ceramic capacitor to ground for stability and transient performance.
2 GND power_in Ground reference pin.
3 OUT power_out Regulated output voltage pin with ±20 mV DC accuracy, 300 mA maximum current, requiring 1.0 mF ceramic capacitor to ground for stability.
4 N/C unconnected No connection pin, may be tied to ground to improve thermal dissipation.
5 N/C unconnected No connection pin, may be tied to ground to improve thermal dissipation.
6 EN input Enable control pin, logic high (>0.9 V) enables regulator, logic low (<0.4 V) initiates shutdown mode with 1 mA nominal quiescent current.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6(1.5x1.5)
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TLV71211DSER
  • Footprint: Package_SON:WSON-6_1.5x1.5mm_P0.5mm
  • 3D model: WSON-6(1.5x1.5) (KiCad packages3D, STEP)
  • 3D model files: tlv71211dser-etched.step / tlv71211dser-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv71211dser.step / tlv71211dser.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 3907dab3d83520ad, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF