component

TLV71128512DSET

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, WSON-6(1.5x1.5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tlv71128512dsetfactory-2.0.0extractor-text

Verified TLV71128512DSET

by Ray · last 5 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

5 Nov 2026RayPublished by the parts factory: tier mfr, 6 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: TLV71128512DSET · WSON-6(1.5x1.5) · 6 pins
  • ✓copper: 6 copper pads, none touching another net
  • ✓datasheet: all 6 pin names found in the 36-page datasheet
  • ✓distributor: lcsc C2861440, digikey 296-47460-2-ND, mouser 595-TLV71128512DSET
  • ✓family: WSON-6_1.5x1.5mm_P0.5mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-ajg39u9l/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 6 pins = 6 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 6 pins agree
  • ✓symbol_text: no pin names collide
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ tlv71128512dset.kicad_sym✓ tlv71128512dset.kicad_mod✓ tlv71128512dset.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tlv71128512dset: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
tlv71128512dset-etched.glb Publish 0.1.0 · Ray 1d ago
tlv71128512dset-etched.step tlv71128512dset: factory component page (tier=mfr) · Ray 1d ago
tlv71128512dset-hero.glb tlv71128512dset: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
tlv71128512dset-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tlv71128512dset.glb Publish 0.1.0 · Ray 1d ago
tlv71128512dset.kicad_mod Publish 0.1.0 · Ray 1d ago
tlv71128512dset.kicad_sym Publish 0.1.0 · Ray 1d ago
tlv71128512dset.lbr Publish 0.1.0 · Ray 1d ago
tlv71128512dset.step Publish 0.1.0 · Ray 1d ago
verification.json Verified: Published by the parts factory: tier mfr, 6 pins · Ray 1d ago

TLV71128512DSET

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6(1.5x1.5)

TLV71128512DSET from Texas Instruments, in a WSON-6(1.5x1.5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN1 input Enable pin for regulator 1; driving EN1 over 0.9V turns on regulator 1 and driving it below 0.4V puts regulator 1 into shutdown mode.
2 IN power_in Input pin; a small capacitor is needed from this pin to ground to assure stability.
3 EN2 input Enable pin for regulator 2; driving EN2 over 0.9V turns on regulator 2 and driving it below 0.4V puts regulator 2 into shutdown mode.
4 GND power_in Ground pin.
5 OUT2 power_out Regulated output voltage pin for channel 2; a small ceramic output capacitor is needed from this pin to ground to assure stability.
6 OUT1 power_out Regulated output voltage pin for channel 1; a small ceramic output capacitor is needed from this pin to ground to assure stability.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6(1.5x1.5)
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input voltage range VIN 2 5.5 V 3
Output voltage range VO 1.2 4.8 V 3
DC output accuracy VOUT -2 2 % -40°C ≤ TJ ≤ +125°C 3
Line regulation ΔVO/ΔVIN 1 5 mV VOUT(NOM) + 0.5V ≤ VIN ≤ 5.5V 3
Load regulation ΔVO/ΔIOUT 5 15 mV 0mA ≤ IOUT ≤ 200mA 3
Dropout voltage VDO 150 215 mV VIN = 0.98V × VOUT(NOM), IOUT = 200mA, 2.8V ≤ VOUT < 3.3V 3
Output current limit ICL 220 350 550 mA VOUT = 0.9V × VOUT(NOM) 3
Quiescent current IQ 35 mA VEN1 = high, VEN2 = low, IOUT1 = 0mA 3
Quiescent current IQ 70 110 µA VEN1 = high, VEN2 = high, IOUT = 0mA 3
Ground pin current IGND 360 µA IOUT1 = IOUT2 = 200mA 3
Shutdown current ISHUTDOWN 2.5 4 mA VEN1,2 ≤ 0.4V, 2.0V ≤ VIN ≤ 4.5V 3
Enable high threshold VHI 0.9 V Enable high (enabled), 0.9 VIN 3
Enable low threshold VLO 0 0.4 V Enable low (shutdown) 3
Operating junction temperature TJ -40 125 °C 3
Thermal shutdown temperature TSD 165 °C Shutdown, temperature increasing 3
Thermal shutdown reset temperature TSD 145 °C Reset, temperature decreasing 3
Input voltage absolute maximum IN -0.3 6 V All voltages with respect to ground 2
Enable voltage absolute maximum EN -0.3 V max = VIN + 0.3 V; all voltages with respect to ground 2
Output voltage absolute maximum OUT -0.3 6 V All voltages with respect to ground 2
Operating junction temperature absolute maximum TJ -55 150 °C 2
Storage temperature Tstg -55 150 °C 2
ESD human body model HBM 2 kV QSS 009-105 (JESD22-A114A) 2
ESD charged device model CDM 500 V QSS 009-147 (JESD22-C101B.01) 2
Junction-to-top characterization parameter ψJT 6 °C/W DSE package, 6 pins 2
Junction-to-ambient thermal resistance (EVM) RθJA 170 °C/W DSE (SON-6) package, EVM board, see Table 1 19
Output capacitor effective capacitance COUT 0.1 mF Effective capacitance under operating bias voltage and temperature 18
Output capacitor maximum ESR ESR 200 mΩ 18

CAD (KiCad official)

  • Symbol: TLV71128512DSET
  • Footprint: Package_SON:WSON-6_1.5x1.5mm_P0.5mm
  • 3D model: WSON-6(1.5x1.5) (KiCad packages3D, STEP)
  • 3D model files: tlv71128512dset-etched.step / tlv71128512dset-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv71128512dset.step / tlv71128512dset.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 3ff305466ac15197, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF