component

TLV70233QDBVRQ1

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tlv70233qdbvrq1factory-2.0.0extractor-text

Verified TLV70233QDBVRQ1

by Ray · last 6 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

6 Nov 2026RayPublished by the parts factory: tier mfr, 5 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: TLV70233QDBVRQ1 · SOT-23-5 · 5 pins
  • ✓copper: 5 copper pads, none touching another net
  • ✓datasheet: all 5 pin names found in the 35-page datasheet
  • ✓distributor: lcsc C2877825, digikey 296-49986-2-ND, mouser 595-TLV70233QDBVRQ1
  • ✓family: SOT-23-5
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-1yphks6c/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 5 pins = 5 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 5 pins agree
  • ✓symbol_text: no pin names collide
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ tlv70233qdbvrq1.kicad_sym✓ tlv70233qdbvrq1.kicad_mod✓ tlv70233qdbvrq1.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers tlv70233qdbvrq1: viewers · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Publish 0.1.0 · Ray 2h ago
tlv70233qdbvrq1-etched.glb Publish 0.1.0 · Ray 2h ago
tlv70233qdbvrq1-etched.step tlv70233qdbvrq1: factory component page (tier=mfr) · Ray 2h ago
tlv70233qdbvrq1-hero.glb tlv70233qdbvrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 2h ago
tlv70233qdbvrq1-hero.overlay.json Publish 0.1.0 · Ray 2h ago
tlv70233qdbvrq1.glb Publish 0.1.0 · Ray 2h ago
tlv70233qdbvrq1.kicad_mod Publish 0.1.0 · Ray 2h ago
tlv70233qdbvrq1.kicad_sym Publish 0.1.0 · Ray 2h ago
tlv70233qdbvrq1.lbr Publish 0.1.0 · Ray 2h ago
tlv70233qdbvrq1.step Publish 0.1.0 · Ray 2h ago
verification.json Verified: Published by the parts factory: tier mfr, 5 pins · Ray 2h ago

TLV70233QDBVRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TLV70233QDBVRQ1 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input pin; a small 1-µF ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance.
2 GND power_in Ground pin.
3 EN input Driving EN over 0.9 V turns on the regulator, and driving EN below 0.4 V puts the regulator into shutdown mode and reduces operating current to 1 µA, nominal.
4 NC unconnected No connection; tie this pin to ground to improve thermal dissipation.
5 OUT power_out Regulated output voltage pin; a small 1-µF ceramic capacitor is needed from this pin to ground for stability.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC output accuracy -2 0.5 2 % 5
Line regulation ΔVO(ΔVI) 1 5 mV VOUT(nom) + 0.5 V ≤ VIN ≤ 5.5 V, IOUT = 10 mA 5
Load regulation ΔVO(ΔIO) 1 15 mV 0 mA ≤ IOUT ≤ 300 mA 5
Dropout voltage VDO 260 375 mV VIN = 0.98 × VOUT(nom), IOUT = 300 mA 5
Output current limit ICL 320 500 860 mA VOUT = 0.9 × VOUT(nom) 5
Ground pin current IGND 35 55 µA IOUT = 0 mA 5
Ground pin current (shutdown) ISHDN 1 2.5 µA VEN ≤ 0.4 V, 2 V ≤ VIN ≤ 4.5 V 5
Enable pin low (disabled) VEN(low) 0 0.4 V 5
Input voltage absolute maximum IN -0.3 6 V 4
Enable voltage absolute maximum EN -0.3 6 V Absolute maximum is VIN + 0.3 V or 6.0 V, whichever is smaller 4
Output voltage absolute maximum OUT -0.3 6 V 4
Operating virtual junction temperature absolute maximum TJ -55 150 °C over operating junction temperature range 4
Storage temperature absolute maximum Tstg -55 150 °C 4
Human-body model ESD rating V(ESD) -2000 2000 V HBM per AEC Q100-002 4
Charged-device model ESD rating V(ESD) -750 750 V CDM per AEC Q100-011 4
Input voltage VIN 2 5.5 V 4
Output voltage VOUT 1.2 4.8 V 4
Output current IOUT 0 300 mA 4
Ambient temperature TA -40 125 °C 4
Operating virtual junction temperature TJ -40 125 °C 4
Power-supply rejection ratio PSRR 68 dB VIN = 2.3 V, VOUT = 1.8 V, IOUT = 10 mA, f = 1 kHz 5
Output noise voltage Vn 48 µVRMS BW = 100 Hz to 100 kHz, VIN = 2.3 V, VOUT = 1.8 V, IOUT = 10 mA 5
Start-up time tSTR 100 µs COUT = 1 µF, IOUT = 300 mA 5
Junction-to-ambient thermal resistance RθJA 249.2 °C/W DBV (SOT) 5-pin package 4
Junction-to-case (top) thermal resistance RθJC(top) 136.4 °C/W DBV (SOT) 5-pin package 4
Junction-to-board thermal resistance RθJB 85.9 °C/W DBV (SOT) 5-pin package 4
Junction-to-top characterization parameter ψJT 19.5 °C/W DBV (SOT) 5-pin package 4
Junction-to-board characterization parameter ψJB 85.3 °C/W DBV (SOT) 5-pin package 4

CAD (KiCad official)

  • Symbol: TLV70233QDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tlv70233qdbvrq1-etched.step / tlv70233qdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv70233qdbvrq1.step / tlv70233qdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 9f69e5e5efdbcca3, retrieved 2026-11-06, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF