Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLV70015DSER

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6(1.5x1.5)

TLV70015DSER from Texas Instruments, in a WSON-6(1.5x1.5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input pin; a small 1-μF ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance.
2 GND power_in Ground pin.
3 OUT power_out Regulated output voltage pin; a small 1-μF ceramic capacitor is needed from this pin to ground to assure stability.
4 NC unconnected No connection; this pin can be tied to ground to improve thermal dissipation.
5 NC unconnected No connection; this pin can be tied to ground to improve thermal dissipation.
6 EN input Enable pin; driving EN over 0.9 V turns on the regulator, and driving EN below 0.4 V puts it into shutdown mode and reduces operating current to 1 μA nominal.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6(1.5x1.5)
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input voltage range VIN 2 5.5 V 6
DC output accuracy VOUT -2 2 % -40°C ≤ TJ ≤ +125°C 6
Line regulation ΔVOUT(ΔVIN) 1 5 mV VOUT(nom) + 0.3 V ≤ VIN ≤ 5.5 V, IOUT = 10 mA 6
Load regulation ΔVOUT(ΔIOUT) 1 15 mV 0 mA ≤ IOUT ≤ 200 mA 6
Dropout voltage VDO 43 mV VIN = 0.98 × VOUT(nom), IOUT = 50 mA, VOUT = 2.8 V 6
Dropout voltage VDO 85 mV VIN = 0.98 × VOUT(nom), IOUT = 100 mA, VOUT = 2.8 V 6
Dropout voltage VDO 175 250 mV VIN = 0.98 × VOUT(nom), IOUT = 200 mA, VOUT = 2.35 V 6
Output current limit ICL 220 860 mA VOUT = 0.9 × VOUT(nom) 6
Ground pin current IGND 31 55 μA IOUT = 0 mA 6
Ground pin current IGND 270 μA IOUT = 200 mA, VIN = VOUT + 0.5 V 6
Ground pin current (shutdown) ISHDN 400 nA VEN ≤ 0.4 V, VIN = 2 V 6
Ground pin current (shutdown) ISHDN 1 2 μA VEN ≤ 0.4 V, 2 V ≤ VIN ≤ 4.5 V 6
Power-supply rejection ratio PSRR 68 dB VIN = 2.3 V, VOUT = 1.8 V, IOUT = 10 mA, f = 1 kHz 6
Output noise voltage Vn 48 μVRMS BW = 100 Hz to 100 kHz, VIN = 2.3 V, VOUT = 1.8 V, IOUT = 10 mA 6
Start-up time tSTR 100 μs COUT = 1 μF, IOUT = 200 mA 6
Enable pin high (enabled) VEN(high) 0.9 V 6
Enable pin low (disabled) VEN(low) 0 0.4 V 6
Enable pin current IEN 0.04 0.5 μA VIN = VEN = 5.5 V 6
Undervoltage lockout UVLO 1.9 V VIN rising 6
Thermal shutdown temperature Tsd 160 °C Shutdown, temperature increasing 6
Thermal shutdown temperature Tsd 140 °C Reset, temperature decreasing 6
Operating junction temperature TJ -40 125 °C 6
Input voltage VIN 2 5.5 V Over operating free-air temperature range 5
Output voltage VOUT 1.2 4.8 V Over operating free-air temperature range 5
Output current IOUT 0 200 mA Over operating free-air temperature range 5
Input voltage (absolute maximum) VIN -0.3 6 V Over operating junction temperature range 5
Enable voltage (absolute maximum) VEN -0.3 6 V Over operating junction temperature range; VIN + 0.3 V or 6 V, whichever is less 5
Output voltage (absolute maximum) VOUT -0.3 6 V Over operating junction temperature range 5
Operating junction temperature (absolute maximum) TJ -55 150 °C Over operating junction temperature range 5
Storage temperature Tstg -55 150 °C 5
Junction-to-ambient thermal resistance (DSE) RθJA 321.3 °C/W WSON (DSE), 6 pins 5
Junction-to-case (top) thermal resistance (DSE) RθJC(top) 207.9 °C/W WSON (DSE), 6 pins 5
Junction-to-board thermal resistance (DSE) RθJB 281.5 °C/W WSON (DSE), 6 pins 5
Junction-to-top characterization parameter (DSE) ψJT 42.4 °C/W WSON (DSE), 6 pins 5
Junction-to-board characterization parameter (DSE) ψJB 284.8 °C/W WSON (DSE), 6 pins 5
Junction-to-case (bottom) thermal resistance (DSE) RθJC(bot) 142.3 °C/W WSON (DSE), 6 pins 5

CAD (KiCad official)

  • Symbol: TLV70015DSER
  • Footprint: Package_SON:WSON-6_1.5x1.5mm_P0.5mm
  • 3D model: WSON-6(1.5x1.5) (KiCad packages3D, STEP)
  • 3D model files: tlv70015dser-etched.step / tlv70015dser-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv70015dser.step / tlv70015dser.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 fdb008365c01d2be, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF