component

TLV70012QDCKRQ1

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SC-70-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tlv70012qdckrq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 14d ago
viewers tlv70012qdckrq1: viewers · Ray 14d ago
package.json Publish 0.1.0 · Ray 14d ago
page.json Set visibility: public · Ray 14d ago
README.md Publish 0.1.0 · Ray 14d ago
tlv70012qdckrq1-etched.glb Publish 0.1.0 · Ray 14d ago
tlv70012qdckrq1-etched.step tlv70012qdckrq1: factory component page (tier=lcsc) · Ray 14d ago
tlv70012qdckrq1-hero.glb tlv70012qdckrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 14d ago
tlv70012qdckrq1-hero.overlay.json Publish 0.1.0 · Ray 14d ago
tlv70012qdckrq1.glb Publish 0.1.0 · Ray 14d ago
tlv70012qdckrq1.kicad_mod Publish 0.1.0 · Ray 14d ago
tlv70012qdckrq1.kicad_sym Publish 0.1.0 · Ray 14d ago
tlv70012qdckrq1.lbr Publish 0.1.0 · Ray 14d ago
tlv70012qdckrq1.step Publish 0.1.0 · Ray 14d ago

TLV70012QDCKRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SC-70-5

TLV70012QDCKRQ1 from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Input pin; a small 1-µF ceramic capacitor is recommended from this pin to ground for stability and good transient performance, with input supply range 2 V to 5.5 V.
2 GND power_in Ground pin; all voltages on the device are referenced to GND.
3 EN input Enable pin; driving EN over 0.9 V turns on the regulator, and driving it below 0.4 V puts the regulator into shutdown mode, reducing operating current to 1 µA nominal.
4 NC unconnected No internal connection; this pin can be tied to ground to improve thermal dissipation.
5 OUT power_out Regulated output voltage pin; a small 1-µF ceramic capacitor is needed from this pin to ground for stability, with output current up to 200 mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC output accuracy (VOUT ≥ 1 V) VOUT -2 2 % -40°C ≤ TA ≤ 125°C; VOUT ≥ 1 V 4
Line regulation ΔVO / ΔVIN 1 5 mV VOUT(NOM) + 0.5 V ≤ VIN ≤ 5.5 V; IOUT = 10 mA 4
Load regulation (TLV70012A-Q1) ΔVO / ΔIOUT 20 mV 0 mA ≤ IOUT ≤ 200 mA, TLV70012A-Q1 4
Dropout voltage VDO 175 250 mV VIN = 0.98 × VOUT(NOM), IOUT = 200 mA 4
Output current limit ICL 220 350 550 mA VOUT = 0.9 × VOUT(NOM) 4
Ground pin current IGND 31 55 μA IOUT = 0 mA 4
Ground pin current (shutdown) ISHDN 1 2.5 μA VEN ≤ 0.4 V, 2 V ≤ VIN ≤ 4.5 V 4
Enable pin high (enabled) VEN(HI) 0.9 V 4
Enable pin low (disabled) VEN(LO) 0 0.4 V 4
Enable pin current IEN 0.04 0.5 μA VEN = 5.5 V , IOUT = 10 μA 4
Operating ambient temperature (electrical characteristics) TA -40 125 °C 5
Input voltage VIN -0.3 6 V All voltages with respect to GND 3
Enable voltage VEN -0.3 6 V All voltages with respect to GND 3
Output voltage VOUT -0.3 6 V All voltages with respect to GND 3
Operating ambient temperature (absolute maximum, printed as TJ) TJ -40 150 °C TA = -40°C to 125°C (unless otherwise noted) 3
Storage temperature Tstg -55 150 °C 3
Input supply-voltage range VIN 2 5.5 V 4
Output voltage VOUT 1.2 4.8 V 4
Output current IOUT 0 200 mA 4
Voltage on EN pin VEN 0 V Maximum printed as VIN 4
Operating ambient temperature (recommended) TA -40 125 °C over operating free-air temperature range 4
Junction-to-ambient thermal resistance RθJA 307.6 °C/W DCK (SOT) package, 5 pins 4
Junction-to-case (top) thermal resistance RθJC(top) 79.1 °C/W DCK (SOT) package, 5 pins 4
Junction-to-board thermal resistance RθJB 93.7 °C/W DCK (SOT) package, 5 pins 4
Junction-to-top characterization parameter ψJT 1.3 °C/W DCK (SOT) package, 5 pins 4
Junction-to-board characterization parameter ψJB 92.8 °C/W DCK (SOT) package, 5 pins 4

CAD (KiCad official)

  • Symbol: TLV70012QDCKRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SC-70-5 (KiCad packages3D, STEP)
  • 3D model files: tlv70012qdckrq1-etched.step / tlv70012qdckrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv70012qdckrq1.step / tlv70012qdckrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 4d5f2a8855428d83, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF