component

tlv70012ddcr

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmictlv70012ddcr
Overview Files Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Contents

README

markdown

TLV70012DDCR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

TLV70012DDCR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Unregulated supply input, -0.3 V to 6 V absolute max. A ~1 µF ceramic bypass capacitor from IN to GND is recommended for stability and transient performance.
2 GND power_in Device ground reference and return for the input and output bypass capacitors.
3 EN input Active-high enable input. VEN ≥ 0.9 V turns the regulator on; VEN ≤ 0.4 V puts the device into shutdown, reducing supply current to ~1 µA typ. Absolute max is min(VIN+0.3 V, 6 V); do not leave floating.
4 NC unconnected No internal connection. May be tied to GND to improve thermal dissipation on the PCB.
5 OUT power_out Regulated 1.2-V output, 200 mA max (internally current-limited). Requires a ~1 µF ceramic capacitor from OUT to GND for stability; stable down to 0.1 µF effective capacitance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category PMIC
Pins 5

Ordering variants

  • TLV70012DDCR
  • TLV70012DDCRDDCT
  • TLV70012DDCRDCKR
  • TLV70012DDCRDCKT
  • TLV70012DDCRDSER
  • TLV70012DDCRDSET

CAD (KiCad official)

  • Symbol: TLV70012DDCR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tlv70012ddcr-etched.step / tlv70012ddcr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv70012ddcr.step / tlv70012ddcr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 60a629c9c63e78e1, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF