Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLV62569ADRLR

Texas Instruments · DC-DC Converters · SOT-563

TLV62569ADRLR from Texas Instruments, in a SOT-563. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB input Feedback pin for the internal control loop. Connect to an external resistor divider between VOUT and GND to program the output voltage (VFB nominal 0.6 V).
2 GND power_in Device ground reference. Return path for internal control circuitry and low-side power stage.
3 VIN power_in Power supply voltage input, 2.5 V to 5.5 V. Bypass with a low-ESR ceramic capacitor (typically 4.7 µF) close to the pin.
4 SW power_out Switch node connected to the internal high-side and low-side FETs. Connect the output filter inductor (typically 1.0 µH) between this pin and VOUT.
5 EN input Device enable logic input. Logic high enables the converter; logic low forces shutdown. Must not be left floating.
6 NC unconnected No connection pin on the TLV62569ADRL variant. May be tied to VOUT or GND to enhance thermal dissipation, or left floating.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-563
Category PMIC
Pins 6

Ordering variants

Same part, different packaging or reel option.

  • TLV62569ADRLR
  • TLV62569ADRLRDRLT
  • TLV62569ADRLRPDRLR
  • TLV62569ADRLRPDRLT

CAD (KiCad official)

  • Symbol: TLV62569ADRLR
  • Footprint: Package_TO_SOT_SMD:SOT-563
  • 3D model: SOT-563 (KiCad packages3D, STEP)
  • 3D model files: tlv62569adrlr-etched.step / tlv62569adrlr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv62569adrlr.step / tlv62569adrlr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 65a66c8ff8c7000f, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF