Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLV62150RGTR

Texas Instruments · DC-DC Converters · VQFN-16-EP(3x3)

TLV62150RGTR from Texas Instruments, in a VQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW output Switch node, which is connected to the internal MOSFET switches. Connect inductor between SW and output capacitor.
2 SW output Switch node, which is connected to the internal MOSFET switches. Connect inductor between SW and output capacitor.
3 SW output Switch node, which is connected to the internal MOSFET switches. Connect inductor between SW and output capacitor.
4 PG output Output power good (High = VOUT ready, Low = VOUT below nominal regulation); open drain (requires pull-up resistor).
5 FB input Voltage feedback. Connect resistive voltage divider to this pin.
6 AGND power_in Analog Ground. Must be connected directly to the Exposed Thermal Pad and common ground plane.
7 FSW input Switching Frequency Select (Low ≈ 2.5 MHz, High ≈ 1.25 MHz for typical operation).
8 DEF input Output Voltage Scaling (Low = nominal, High = nominal + 5%).
9 SS/TR input Soft-Start / Tracking Pin. An external capacitor connected to this pin sets the internal voltage reference rise time. It can be used for tracking and sequencing.
10 AVIN power_in Supply voltage for control circuitry. Connect to same source as PVIN.
11 PVIN power_in Supply voltage for power stage. Connect to same source as AVIN.
12 PVIN power_in Supply voltage for power stage. Connect to same source as AVIN.
13 EN input Enable input (High = enabled, Low = disabled).
14 VOS input Output voltage sense pin and connection for the control loop circuitry.
15 PGND power_in Power ground. Must be connected directly to the Exposed Thermal Pad and common ground plane.
16 PGND power_in Power ground. Must be connected directly to the Exposed Thermal Pad and common ground plane.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TLV62150RGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: VQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tlv62150rgtr-etched.step / tlv62150rgtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv62150rgtr.step / tlv62150rgtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 ad0a9b1330b05a75, retrieved 2026-09-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF