Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLV5627IPWR

Texas Instruments · Digital To Analog Converters (DAC) · TSSOP-16

TLV5627IPWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DVDD power_in Digital supply for the serial interface, which can be any value from 2.7 V to 5.5 V independent of AVDD, with the AVDD to DVDD difference limited to ±2.8 V.
2 PD input Active-low power-down pin that powers down all DACs (overriding their individual power-down settings) and all output stages, with digital input voltage limited to −0.3 V to DVDD + 0.3 V.
3 LDAC input Load DAC: when high, no DAC output updates occur as input data is read into the serial interface, and the DAC outputs are updated only when LDAC is low.
4 DIN input Serial data input for the 16-bit data word (DAC address, control bits and 8-bit DAC value), with digital input voltage limited to −0.3 V to DVDD + 0.3 V.
5 SCLK input Serial clock input, with a maximum serial clock rate of 20 MHz.
6 CS input Chip select input, active low; the device is enabled for the serial interface only when CS is low.
7 FS input Frame sync input; the falling edge of the frame sync pulse indicates the start of a serial data frame shifted into the TLV5627.
8 DGND power_in Digital ground for the serial interface supply DVDD.
9 AGND power_in Analog ground for the DACs, reference buffers and output buffers.
10 REFINCD input Voltage reference input for DACs C and D, with input voltage range 0 to AVDD−1.5 V (voltages above AVDD/2 cause output saturation at large codes).
11 OUTD output DAC D analog output, which swings from 0 to AVDD−0.4 V with a 10 kΩ load.
12 OUTC output DAC C analog output, which swings from 0 to AVDD−0.4 V with a 10 kΩ load.
13 OUTB output DAC B analog output, which swings from 0 to AVDD−0.4 V with a 10 kΩ load.
14 OUTA output DAC A analog output, which swings from 0 to AVDD−0.4 V with a 10 kΩ load.
15 REFINAB input Voltage reference input for DACs A and B, with input voltage range 0 to AVDD−1.5 V (voltages above AVDD/2 cause output saturation at large codes).
16 AVDD power_in Analog supply for the DACs, reference buffers and output buffers, which can be any value from 2.7 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Data Acquisition
Pins 16

CAD (KiCad official)

  • Symbol: TLV5627IPWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: tlv5627ipwr-etched.step / tlv5627ipwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv5627ipwr.step / tlv5627ipwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 872ad78ca749d1ea, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF