component
TLV5620CDR
Public Made by Adomby adom
Texas Instruments Digital To Analog Converters (DAC), SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTLV5620CDR
Texas Instruments · Digital To Analog Converters (DAC) · SOIC-14
TLV5620CDR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground return and reference terminal |
| 2 | REFA | input | Reference voltage input to DAC A; this voltage defines the output analog range |
| 3 | REFB | input | Reference voltage input to DAC B; this voltage defines the analog output range |
| 4 | REFC | input | Reference voltage input to DAC C; this voltage defines the analog output range |
| 5 | REFD | input | Reference voltage input to DAC D; this voltage defines the analog output range |
| 6 | DATA | input | Serial interface digital data input clocked into the register serially on each falling edge of CLK |
| 7 | CLK | input | Serial interface clock; input digital data is shifted into the register on the falling edge |
| 8 | LOAD | input | Serial interface load control; falling edge latches digital data into output latch when LDAC terminal is low |
| 9 | DACD | output | DAC D analog output |
| 10 | DACC | output | DAC C analog output |
| 11 | DACB | output | DAC B analog output |
| 12 | DACA | output | DAC A analog output |
| 13 | LDAC | input | Load DAC control; no DAC output updates occur when high; outputs update only on high-to-low transition |
| 14 | VDD | power_in | Positive supply voltage |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-14 |
| Category | Data Acquisition |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
TLV5620CDR - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
tlv5620cdr-etched.step/tlv5620cdr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tlv5620cdr.step/tlv5620cdr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (17 pp, sha256
7e1717b3cf48348b, retrieved 2026-09-26, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).