component
TLV3601DCKT
Public Made by Adomby adom
Texas Instruments Comparators, SC-70-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 6d ago |
| viewers | 6d ago |
| package.json | 6d ago |
| page.json | 6d ago |
| README.md | 6d ago |
| tlv3601dckt-etched.glb | 6d ago |
| tlv3601dckt-etched.step | 6d ago |
| tlv3601dckt-hero.glb | 6d ago |
| tlv3601dckt-hero.overlay.json | 6d ago |
| tlv3601dckt.glb | 6d ago |
| tlv3601dckt.kicad_mod | 6d ago |
| tlv3601dckt.kicad_sym | 6d ago |
| tlv3601dckt.lbr | 6d ago |
| tlv3601dckt.step | 6d ago |
| verification.json | 6d ago |
TLV3601DCKT
Texas Instruments · Comparators · SC-70-5
TLV3601DCKT from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Push-pull comparator output, diode-clamped to the supply rails (VEE - 0.3 V to VCC + 0.3 V, current limited to ±50 mA). |
| 2 | VEE | power_in | Negative power supply; VCC - VEE must be 2.4 V to 5.5 V. |
| 3 | IN+ | input | Non-inverting input, range VEE - 0.3 V to VCC + 0.3 V, diode-clamped with input current limited to ±10 mA. |
| 4 | IN- | input | Inverting input, range VEE - 0.3 V to VCC + 0.3 V, diode-clamped with input current limited to ±10 mA. |
| 5 | VCC | power_in | Positive power supply; VCC - VEE must be 2.4 V to 5.5 V (absolute maximum 6 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SC-70-5 |
| Category | Operational Amplifier/Comparator |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input supply voltage VCC-VEE | VCC-VEE | -0.3 | 6 | V | 5 | ||
| Input voltage (IN+, IN-) | -0.3 | 0.3 | V | VEE-0.3 to VCC+0.3 | 5 | ||
| Current into input pins | -10 | 10 | mA | IN+, IN- | 5 | ||
| Current into output pin | -50 | 50 | mA | OUT | 5 | ||
| Junction temperature | TJ | 150 | °C | 5 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 5 | ||
| ESD HBM | V(ESD) | -2000 | 2000 | V | TLV3601(DCK), HBM | 5 | |
| ESD CDM | V(ESD) | -1000 | 1000 | V | TLV3601(DCK), CDM | 5 | |
| Input supply voltage | VCC-VEE | 2.4 | 5.5 | V | 5 | ||
| Ambient temperature | TA | -40 | 125 | °C | 5 | ||
| Junction-to-ambient thermal resistance | RθJA | 187.5 | °C/W | DCK (SC70) 5 pins | 6 | ||
| Junction-to-case (top) thermal resistance | RθJC(top) | 139.2 | °C/W | DCK (SC70) 5 pins | 6 | ||
| Junction-to-board thermal resistance | RθJB | 65.8 | °C/W | DCK (SC70) 5 pins | 6 | ||
| Junction-to-top characterization parameter | ψJT | 43 | °C/W | DCK (SC70) 5 pins | 6 | ||
| Junction-to-board characterization parameter | ψJB | 65.5 | °C/W | DCK (SC70) 5 pins | 6 | ||
| Input offset voltage | VIO | -5 | 0.5 | 5 | mV | TA = -40°C to +125℃ | 7 |
| Input common mode voltage range | VCM | -0.2 | 0.2 | V | TA = -40℃ to +125℃; VEE, 0.2 to VCC + 0.2 | 7 | |
| Input hysteresis voltage (TLV3601/2) | VHYST | 1.5 | 3 | 5 | mV | TA = -40℃ to +125℃ | 7 |
| Input bias current | IB | 1 | 5 | uA | TA = -40℃ to +125℃ | 7 | |
| Output high voltage from VCC | VOH | 60 | 80 | mV | ISOURCE = 1 mA, TA = -40℃ to +125℃ | 7 | |
| Output low voltage from VEE | VOL | 60 | 80 | mV | ISINK = 1 mA, TA = -40℃ to +125℃ | 7 | |
| Output short-circuit current - source | ISC_SOURCE | 30 | mA | TA = -40℃ to +125℃ | 7 | ||
| Output short-circuit current - sink | ISC_SINK | 30 | mA | TA = -40℃ to +125℃ | 7 | ||
| Quiescent current (TLV3601) | ICC | 4.9 | 7 | mA | Output being high, TA = -40℃ to +125℃ | 7 | |
| Propagation delay | tPD | 2.5 | 3.5 | ns | VOVERDRIVE = VUNDERDRIVE = 50mV | 7 | |
| Propagation delay | tPD | 4.5 | ns | VOVERDRIVE = VUNDERDRIVE = 50mV, TA = -40℃ to +125℃ | 7 | ||
| Input offset voltage drift | dVIO/dT | 3 | μV/°C | 7 | |||
| Input capacitance | CIN | 1 | pF | 7 | |||
| Input differential mode resistance | RDM | 67 | kΩ | 7 | |||
| Input common mode resistance | RCM | 5 | MΩ | 7 | |||
| Common-mode rejection ratio | CMRR | 80 | dB | VCM = VEE, 0.2V to VCC + 0.2V | 7 | ||
| Power-supply rejection ratio | PSRR | 80 | dB | VCC = 2.4 to 5.5V | 7 | ||
| Power-on reset voltage | VPOR | 2.1 | V | 7 | |||
| Input toggle frequency | fTOGGLE | 325 | MHz | VIN = 200 mVPP Sine Wave | 7 | ||
| Minimum allowed input pulse width | PulseWidth | 1.25 | ns | VOVERDRIVE = VUNDERDRIVE = 50mV, PWOUT = 90% of PWIN | 7 | ||
| RMS jitter | tJITTER | 4 | ps | VIN = 100mVP-P, fIN = 100MHz, Jitter BW = 10Hz, 50MHz | 7 | ||
| Rise time | tR | 0.75 | ns | 10% to 90% | 7 | ||
| Fall time | tF | 0.75 | ns | 90% to 10% | 7 | ||
| Overdrive dispersion | tOD_DISPERSION | 600 | ps | Overdrive varied from 10 mV to 125 mV | 7 |
CAD (KiCad official)
- Symbol:
TLV3601DCKT - Footprint:
Package_TO_SOT_SMD:SOT-353_SC-70-5 - 3D model: SC-70-5 (KiCad packages3D, STEP)
- 3D model files:
tlv3601dckt-etched.step/tlv3601dckt-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tlv3601dckt.step/tlv3601dckt.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (41 pp, sha256
d15c27154f80c932, retrieved 2026-10-31, tier: manufacturer) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).