main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers tlv3502aqdcnrq1: viewers · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago
tlv3502aqdcnrq1-etched.glb Publish 0.1.0 · Ray 6d ago
tlv3502aqdcnrq1-etched.step tlv3502aqdcnrq1: factory component page (tier=mfr) · Ray 6d ago
tlv3502aqdcnrq1-hero.glb tlv3502aqdcnrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
tlv3502aqdcnrq1-hero.overlay.json Publish 0.1.0 · Ray 6d ago
tlv3502aqdcnrq1.glb Publish 0.1.0 · Ray 6d ago
tlv3502aqdcnrq1.kicad_mod Publish 0.1.0 · Ray 6d ago
tlv3502aqdcnrq1.kicad_sym Publish 0.1.0 · Ray 6d ago
tlv3502aqdcnrq1.lbr Publish 0.1.0 · Ray 6d ago
tlv3502aqdcnrq1.step Publish 0.1.0 · Ray 6d ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 6d ago

TLV3502AQDCNRQ1

Texas Instruments · Comparators · SOT-23-8

TLV3502AQDCNRQ1 from Texas Instruments, in a SOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 +IN A input Non-inverting input of comparator channel A; the common-mode range extends beyond the rails, from (V−) − 0.2 V to (V+) + 0.2 V.
2 -IN A input Inverting input of comparator channel A; the common-mode range extends beyond the rails, from (V−) − 0.2 V to (V+) + 0.2 V.
3 +IN B input Non-inverting input of comparator channel B; the common-mode range extends beyond the rails, from (V−) − 0.2 V to (V+) + 0.2 V.
4 -IN B input Inverting input of comparator channel B; the common-mode range extends beyond the rails, from (V−) − 0.2 V to (V+) + 0.2 V.
5 V- power_in Negative (lowest) power supply pin; the device is specified for a 2.7 V to 5.5 V supply.
6 OUT B output Push-pull CMOS output of comparator channel B, rail-to-rail, able to drive CMOS or TTL logic directly.
7 OUT A output Push-pull CMOS output of comparator channel A, rail-to-rail, able to drive CMOS or TTL logic directly.
8 V+ power_in Positive (highest) power supply pin; absolute maximum supply voltage is 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-8
Category Operational Amplifier/Comparator
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage 5.5 V 4
Signal input terminal current 10 mA 4
Output short-circuit current 74 mA Short circuit to ground, one comparator per package 4
Thermal impedance, junction to free air 200 °C/W 4
Operating temperature -40 125 °C 4
Junction temperature 150 °C 4
Storage temperature Tstg -65 150 °C 4
Supply voltage VS 2.2 2.7 5.5 V over operating free-air temperature range 4
Operating temperature TA -40 125 °C over operating free-air temperature range 4
Input offset voltage VOS -6.5 1 6.5 mV VCM = 0 V, IO = 0 mA 5
Offset voltage vs power supply PSRR 100 400 µV/V VS = 2.7 V to 5.5 V 5
Input bias current IB -10 2 10 pA VCM = VCC/2, ΔVIN = ±5.5 V 5
Input offset current IOS -10 2 10 pA VCM = VCC/2, ΔVIN = ±5.5 V 5
Common-mode rejection CMRR 57 70 dB VCM = -0.2 V to (V+) + 0.2 V 5
Common-mode rejection CMRR 55 dB TA = −40°C to 125°C, VCM = -0.2 V to (V+) + 0.2 V 5
High-level voltage output from rail VOH 30 50 mV IOUT = ±1 mA 5
Low-level voltage output from rail VOL 30 50 mV IOUT = ±1 mA 5
Quiescent current per comparator IQ 3.2 5 mA VS = 5 V, VO = High 5
Propagation delay time tpd 4.5 6.4 ns ΔVIN = 100 mV, Overdrive = 20 mV 5
Propagation delay time tpd 7 ns TA = −40°C to 125°C, ΔVIN = 100 mV, Overdrive = 20 mV 5
Propagation delay time tpd 7.5 10 ns ΔVIN = 100 mV, Overdrive = 5 mV 5
Propagation delay time tpd 12 ns TA = −40°C to 125°C, ΔVIN = 100 mV, Overdrive = 5 mV 5
Junction-to-ambient thermal resistance RθJA 191.6 °C/W 4
Junction-to-case (top) thermal resistance RθJC(top) 43.9 °C/W 4
Junction-to-board thermal resistance RθJB 120.3 °C/W 4
Junction-to-top characterization parameter ψJT 14.4 °C/W 4
Junction-to-board characterization parameter ψJB 118.6 °C/W 4

CAD (KiCad official)

  • Symbol: TLV3502AQDCNRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-8
  • 3D model: SOT-23-8 (KiCad packages3D, STEP)
  • 3D model files: tlv3502aqdcnrq1-etched.step / tlv3502aqdcnrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv3502aqdcnrq1.step / tlv3502aqdcnrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 0c0d9371647b8a92, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF