component

TLV320AIC3253IRGER

Public Made by Adom

by adom

Texas Instruments Audio Interface ICs, VQFN-24(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacetlv320aic3253irgerfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers tlv320aic3253irger: viewers · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Initial commit: component/tlv320aic3253irger · Ray 13d ago
tlv320aic3253irger-etched.glb tlv320aic3253irger: factory component page (tier=lcsc) · Ray 13d ago
tlv320aic3253irger-etched.step tlv320aic3253irger: factory component page (tier=lcsc) · Ray 13d ago
tlv320aic3253irger-hero.glb tlv320aic3253irger: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
tlv320aic3253irger-hero.overlay.json Publish 0.1.0 · Ray 13d ago
tlv320aic3253irger.glb Publish 0.1.0 · Ray 13d ago
tlv320aic3253irger.kicad_mod Publish 0.1.0 · Ray 13d ago
tlv320aic3253irger.kicad_sym Publish 0.1.0 · Ray 13d ago
tlv320aic3253irger.lbr Publish 0.1.0 · Ray 13d ago
tlv320aic3253irger.step Publish 0.1.0 · Ray 13d ago

TLV320AIC3253IRGER

Texas Instruments · Audio Interface ICs · VQFN-24(4x4)

TLV320AIC3253IRGER from Texas Instruments, in a VQFN-24(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MCLK input Master clock input; the datasheet gives a master clock frequency limit of 50 MHz with DVdd ≥ 1.65 V.
2 BCLK bidirectional Primary audio serial data bus bit clock; it can also serve as a PLL or codec clock input.
3 WCLK bidirectional Primary audio serial data bus word clock; it can also serve as a PLL or codec clock input.
4 DIN/MFP1 input Primary function is the audio serial data bus data input; secondary functions are digital microphone input and general-purpose input.
5 DOUT/MFP2 output Primary function is the audio serial data bus data output; secondary functions include general-purpose output, clock output, INT1/INT2 outputs and secondary serial bus outputs.
6 DMDIN/MFP3/SCLK input With SPI_Select = 1 this pin is the SPI serial clock (SCLK); with SPI_Select = 0 it is the digital microphone input, headset detect input or a secondary audio serial bus/general-purpose input.
7 SCL/SS input With SPI_Select = 0 this is the I2C serial clock; with SPI_Select = 1 it is the SPI chip-select (SS) signal.
8 SDA/MOSI input With SPI_Select = 0 this is the I2C serial data line; with SPI_Select = 1 it is the SPI serial data input (MOSI).
9 DMCLK/MFP4/MISO output With SPI_Select = 1 this is the SPI serial data output (MISO); with SPI_Select = 0 it is the digital microphone clock output or one of several multifunction outputs (GPO, CLKOUT, INT1, INT2, secondary bus outputs).
10 HPR output Right high-power headphone output driver; it can drive loads down to 16 Ω single-ended or 32 Ω differential.
11 LDOIN/HPVDD power_in LDO input supply and headphone power supply, specified at 1.9 V to 3.6 V.
12 HPL output Left high-power headphone output driver; it can drive loads down to 16 Ω single-ended or 32 Ω differential.
13 AVDD power_in Analog voltage supply of 1.5 V to 1.95 V; it is an input when the analog LDO is disabled and a filtering output when the analog LDO is enabled.
14 AVSS power_in Analog ground supply.
15 INL input Left analog bypass input routed to the left headphone amplifier in low-power bypass mode.
16 INR input Right analog bypass input routed to the right headphone amplifier in low-power bypass mode.
17 REF output Reference voltage output for filtering; the reference decoupling capacitor Cref is specified as 1 µF to 10 µF.
18 MICBIAS output Microphone bias voltage output.
19 SPI_SELECT input Control mode select: 1 selects SPI control and 0 selects I2C control.
20 RESET input Active-low device reset.
21 DVSS power_in Digital ground and chip-substrate connection.
22 DVDD power_in Digital voltage supply of 1.26 V to 1.95 V.
23 IOVSS power_in I/O ground supply.
24 IOVDD power_in I/O voltage supply of 1.1 V to 3.6 V.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24(4x4)
Category Interface
Pins 25

CAD (KiCad official)

  • Symbol: TLV320AIC3253IRGER
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm
  • 3D model: VQFN-24(4x4) (KiCad packages3D, STEP)
  • 3D model files: tlv320aic3253irger-etched.step / tlv320aic3253irger-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv320aic3253irger.step / tlv320aic3253irger.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 d0dc3d0ea6bc8c25, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF