main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers tlv27l2idgkr: viewers · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago
tlv27l2idgkr-etched.glb Publish 0.1.0 · Ray 6d ago
tlv27l2idgkr-etched.step tlv27l2idgkr: factory component page (tier=lcsc) · Ray 6d ago
tlv27l2idgkr-hero.glb tlv27l2idgkr: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
tlv27l2idgkr-hero.overlay.json Publish 0.1.0 · Ray 6d ago
tlv27l2idgkr.glb Publish 0.1.0 · Ray 6d ago
tlv27l2idgkr.kicad_mod Publish 0.1.0 · Ray 6d ago
tlv27l2idgkr.kicad_sym Publish 0.1.0 · Ray 6d ago
tlv27l2idgkr.lbr Publish 0.1.0 · Ray 6d ago
tlv27l2idgkr.step Publish 0.1.0 · Ray 6d ago

TLV27L2IDGKR

Texas Instruments · Operational Amplifier · VSSOP-8

TLV27L2IDGKR from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OUT output Rail-to-rail output of first amplifier with ±100 mA maximum output current capability.
2 1IN− input Inverting input of first amplifier, input common-mode voltage range −0.2 to VS−1.2 V.
3 1IN+ input Non-inverting input of first amplifier, input common-mode voltage range −0.2 to VS−1.2 V.
4 GND power_in Ground reference for single-supply or negative supply return for dual-supply operation.
5 VDD power_in Positive supply voltage, 2.7 to 16 V single supply or ±1.35 to ±8 V dual supply, 7 to 16 μA quiescent current per channel.
6 2OUT output Rail-to-rail output of second amplifier with ±100 mA maximum output current capability.
7 2IN− input Inverting input of second amplifier, input common-mode voltage range −0.2 to VS−1.2 V.
8 2IN+ input Non-inverting input of second amplifier, input common-mode voltage range −0.2 to VS−1.2 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category Amplifiers/Comparators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage, dual supply VS 1.35 8 V Dual supply (printed as ±1.35 V and ±8 V) 2
Supply voltage, single supply VS 2.7 16 V Single supply 2
Input common-mode voltage range -0.2 V Max printed as VS−1.2 V 2
Operating free-air temperature, I-suffix TA -40 125 °C I-suffix 2
Supply voltage VS VS 16.5 V 2
Output current IO 100 mA 2
Maximum junction temperature TJ 150 °C 2
Operating free-air temperature range, I-suffix TA -40 125 °C I-suffix 2
Storage temperature range Tstg -65 125 °C 2
Lead temperature 300 °C 1.6 mm (1/16 inch) from case for 10 seconds 2
Junction-to-ambient thermal resistance, MSOP package θJA 260 °C/W MSOP package, low-K test PCB, no air flow (Figure 28) 11
Input offset voltage VIO 0.5 5 mV VIC = VS/2, VO = VS/2, RL = 100 kΩ, RS = 50 Ω, 25°C 3
Input offset voltage VIO 7 mV VIC = VS/2, VO = VS/2, RL = 100 kΩ, RS = 50 Ω, Full range (−40°C to 125°C) 3
Common-mode rejection ratio CMRR 71 86 dB VIC = 0 V to VS−1.2 V, 25°C 3
Common-mode rejection ratio CMRR 70 dB VIC = 0 V to VS 1.2 V, RS = 50 Ω, Full range 3
Large-signal differential voltage amplification AVD 80 100 dB VO(PP)=VS/2, VS = 2.7 V, 25°C 3
Large-signal differential voltage amplification AVD 77 dB VO(PP)=VS/2, VS = 2.7 V, 5 V, Full range 3
Large-signal differential voltage amplification AVD 77 82 dB VO(PP)=VS/2, RL = 100 kΩ, VS = ±5 V, 25°C 3
Large-signal differential voltage amplification AVD 74 dB VO(PP)=VS/2, RL = 100 kΩ, VS = ±5 V, Full range 3
Quiescent current (per channel) IQ 7 11 μA VO = VS/2, 25°C 3
Quiescent current (per channel) IQ 16 μA VO = VS/2, Full range 3
Power supply rejection ratio PSRR 74 82 dB VS = 2.7 V to 16 V, No load, 25°C 3
Power supply rejection ratio PSRR 70 dB VS = 2.7 V to 16 V, VIC = VS/2 V, No load, Full range 3
Input offset current IIO 1 60 pA VIC = VS/2, VO = VS/2, ≤25°C 3
Input offset current IIO 100 pA VIC = VS/2, VO = VS/2, ≤70°C 3
Input offset current IIO 1000 pA VIC = VS/2, VO = VS/2, ≤125°C 3
Input bias current IIB 1 60 pA VIC = VS/2, VO = VS/2, RL = 100 kΩ, RS = 50 Ω, ≤25°C 3
Input bias current IIB 200 pA VIC = VS/2, VO = VS/2, RL = 100 kΩ, RS = 50 Ω, ≤70°C 3
Input bias current IIB 1000 pA VIC = VS/2, VO = VS/2, RL = 100 kΩ, RS = 50 Ω, ≤125°C 3
Output voltage swing from rail VO 160 200 mV VS = 2.7 V, 25°C 4
Output voltage swing from rail VO 220 mV VS = 2.7 V, Full range 4
Output voltage swing from rail VO 85 120 mV VIC = VS/2, IOL = 100 μA, VS = 5 V, 25°C 4
Output voltage swing from rail VO 200 mV VIC = VS/2, IOL = 100 μA, VS = 5 V, Full range 4
Output voltage swing from rail VO 50 120 mV VS = ±5 V, 25°C 4
Output voltage swing from rail VO 150 mV VS = ±5 V, Full range 4
Output voltage swing from rail VO 420 800 mV VIC = VS/2, VS = 5 V, IOL = 500 μA, 25°C 4
Output voltage swing from rail VO 900 mV VIC = VS/2, VS = 5 V, IOL = 500 μA, Full range 4
Output voltage swing from rail VO 200 400 mV VS = ±5 V, 25°C 4
Output voltage swing from rail VO 500 mV VS = ±5 V, Full range 4
Output current IO 400 μA VO = 0.5 V from rail, VS = 2.7 V, 25°C 4

CAD (KiCad official)

  • Symbol: TLV27L2IDGKR
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: tlv27l2idgkr-etched.step / tlv27l2idgkr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv27l2idgkr.step / tlv27l2idgkr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 e6368f3cb3a839c1, retrieved 2026-10-22, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF