TLV2781IDBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	OUT	output	Rail-to-rail amplifier output; absolute maximum output current is ±10 mA.
2	GND	power_in	Negative supply / ground reference; all voltages except differential are measured with respect to GND (split supply ±0.9 V to ±1.8 V).
3	IN+	input	Non-inverting input; common-mode range is −0.2 V to VDD+0.2 V and input current is limited to ±10 mA.
4	IN−	input	Inverting input; common-mode range is −0.2 V to VDD+0.2 V, differential input voltage up to ±VDD, input current limited to ±10 mA.
5	VDD	power_in	Positive supply, recommended 1.8 V to 3.6 V single supply (absolute maximum 4 V).

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	SOT-23-5
Category	Amplifiers
Pins	5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Supply voltage	VDD			4	V		4
Input current (any input)	II	-10		10	mA		4
Output current	IO	-10		10	mA		4
Maximum junction temperature	TJ			150	°C		4
Storage temperature range	Tstg	-65		150	°C		4
Lead temperature				260	°C	1,6 mm from case for 10 seconds	4
Supply voltage, single supply	VDD	1.8		3.6	V	Single supply	4
Supply voltage, split supply	VDD	-0.9		1.8	V	Split supply ±0.9 to ±1.8	4
Common-mode input voltage range	VICR	-0.2			V	max printed as VDD+0.2	4
Operating free-air temperature	TA	-40		125	°C	I-suffix	4
Thermal resistance junction-to-ambient	ΘJA		324.1		°C/W	DBV (5)	4
Thermal resistance junction-to-case	ΘJC		55		°C/W	DBV (5)	4
Input offset voltage	VIO		250	3000	µV	VO = VDD/2, RL = 2 kΩ, RS = 50 Ω, 25°C	5
Input offset voltage, full range	VIO			4500	µV	VO = VDD/2, RL = 2 kΩ, RS = 50 Ω, full range	5
Temperature coefficient of input offset voltage	αVIO		8		µV/°C	RS = 50 Ω	5
Common-mode rejection ratio	CMRR	50	76		dB	VIC = 0 to VDD, RS = 50 Ω, VDD = 1.8 V, 25°C	5
Common-mode rejection ratio, full range	CMRR	50			dB	VIC = 0 to VDD, RS = 50 Ω, VDD = 1.8 V, full range	5
Common-mode rejection ratio	CMRR	55	80		dB	VIC = 0 to VDD, RS = 50 Ω, VDD = 2.7 V/3.6 V, 25°C	5
Common-mode rejection ratio	CMRR	70	100		dB	VIC = 1.2 V to VDD, RS = 50 Ω, VDD = 2.7 V/3.6 V, 25°C	5
Common-mode rejection ratio, full range	CMRR	70			dB	VIC = 1.2 V to VDD, RS = 50 Ω, VDD = 2.7 V/3.6 V, full range	5
Large-signal differential voltage amplification	AVD	200	600		V/mV	RL = 2 kΩ, VO(PP) = 1 V, VDD = 1.8 V, 25°C	5
Large-signal differential voltage amplification, full range	AVD	50			V/mV	RL = 2 kΩ, VO(PP) = 1 V, VDD = 1.8 V, full range	5
Large-signal differential voltage amplification	AVD	200	1000		V/mV	RL = 2 kΩ, VO(PP) = 1 V, VDD = 2.7 V/3.6 V, 25°C	5
Large-signal differential voltage amplification, full range	AVD	70			V/mV	RL = 2 kΩ, VO(PP) = 1 V, VDD = 2.7 V/3.6 V, full range	5
Input offset current	IIO		2.5	15	pA	VO = VDD/2, RL = 2 kΩ, RS = 50 Ω, 25°C	5
Input offset current, I-suffix full range	IIO			300	pA	TLV278xI, full range	5
Input bias current	IIB		2.5	15	pA	VO = VDD/2, RL = 2 kΩ, RS = 50 Ω, 25°C	5
Input bias current, I-suffix full range	IIB			300	pA	TLV278xI, full range	5
Differential input resistance	ri(d)		1000		GΩ	25°C	5
Common-mode input capacitance	Ci(c)		19		pF	f = 1 kHz, 25°C	5
High-level output voltage	VOH	1.7	1.77		V	IOH = -1 mA, VDD = 1.8 V, 25°C	6
High-level output voltage, full range	VOH	1.63			V	IOH = -1 mA, VDD = 1.8 V, full range	6
High-level output voltage	VOH	2.6	2.68		V	IOH = -1 mA, VDD = 2.7 V, 25°C	6
High-level output voltage, full range	VOH	2.6			V	IOH = -1 mA, VDD = 2.7 V, full range	6
High-level output voltage	VOH		3.58		V	IOH = -1 mA, VDD = 3.6 V, 25°C	6
High-level output voltage	VOH	1.5	1.55		V	IOH = -5 mA, VDD = 1.8 V, 25°C	6
High-level output voltage, full range	VOH	1.46			V	IOH = -5 mA, VDD = 1.8 V, full range	6
High-level output voltage	VOH	2.5	2.55		V	IOH = -5 mA, VDD = 2.7 V, 25°C	6
High-level output voltage, full range	VOH	2.45			V	IOH = -5 mA, VDD = 2.7 V, full range	6
High-level output voltage	VOH		3.55		V	IOH = -5 mA, VDD = 3.6 V, 25°C	6
Low-level output voltage	VOL		180	240	mV	IOL = 5 mA, VDD = 1.8 V, 25°C	6
Low-level output voltage, full range	VOL			290	mV	IOL = 5 mA, VDD = 1.8 V, full range	6
Low-level output voltage	VOL		120	170	mV	IOL = 5 mA, VDD = 2.7 V, 25°C	6
Low-level output voltage, full range	VOL			200	mV	IOL = 5 mA, VDD = 2.7 V, full range	6
Supply current (per channel)	IDD		650	770	µA	VO = VDD/2, SHDN = VDD, 25°C	6
Supply current (per channel), full range	IDD			820	µA	VO = VDD/2, SHDN = VDD, full range	6
Supply voltage rejection ratio	kSVR	60	75		dB	VDD = 1.8 V to 2.7 V, VIC = VDD/2, No load, 25°C	6
Supply voltage rejection ratio, full range	kSVR	58			dB	VDD = 1.8 V to 2.7 V, VIC = VDD/2, No load, full range	6
Supply voltage rejection ratio	kSVR	75	90		dB	VDD = 2.7 V to 3.6 V, VIC = VDD/2, No load, 25°C	6
Supply voltage rejection ratio, full range	kSVR	70			dB	VDD = 2.7 V to 3.6 V, VIC = VDD/2, No load, full range	6
Supply voltage rejection ratio	kSVR	65	80		dB	VDD = 1.8 V to 3.6 V, VIC = VDD/2, No load, 25°C	6
Supply voltage rejection ratio, full range	kSVR	60			dB	VDD = 1.8 V to 3.6 V, VIC = VDD/2, No load, full range	6
Unity gain bandwidth	UGBW		8		MHz	RL = 2 kΩ, CL = 25 pF, 25°C	7
Positive slew rate at unity gain	SR+	3.3	4.3		V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 1.8 V, 25°C	7
Positive slew rate at unity gain, full range	SR+	3.1			V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 1.8 V, full range	7
Positive slew rate at unity gain	SR+	3.8	4.8		V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 2.7 V, 25°C	7
Positive slew rate at unity gain, full range	SR+	3.5			V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 2.7 V, full range	7
Positive slew rate at unity gain	SR+	4	5		V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 3.6 V, 25°C	7
Positive slew rate at unity gain, full range	SR+	3.6			V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 3.6 V, full range	7
Negative slew rate at unity gain	SR−	2.1	2.8		V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 1.8 V, 25°C	7
Negative slew rate at unity gain, full range	SR−	1.89			V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 1.8 V, full range	7
Negative slew rate at unity gain	SR−	2.2	2.8		V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 2.7 V, 25°C	7
Negative slew rate at unity gain, full range	SR−	1.97			V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 2.7 V, full range	7
Negative slew rate at unity gain	SR−	3.5	4.2		V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 3.6 V, 25°C	7
Negative slew rate at unity gain, full range	SR−	3.4			V/µs	VO(PP) = 1 V, RL = 2 kΩ, CL = 50 pF, VDD = 3.6 V, full range	7
Phase margin	φm		58		°	RL = 2 kΩ, CL = 25 pF, 25°C	7
Equivalent input noise voltage	Vn		9		nV/√Hz	f = 10 kHz, 25°C	7

CAD (KiCad official)

Symbol: TLV2781IDBVR
Footprint: Package_TO_SOT_SMD:SOT-23-5
3D model: SOT-23-5 (KiCad packages3D, STEP)
3D model files: tlv2781idbvr-etched.step / tlv2781idbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv2781idbvr.step / tlv2781idbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (44 pp, sha256 e5f1f7fc4e64946c, retrieved 2026-10-31, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

TLV2781IDBVR

Verified TLV2781IDBVR

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README