Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLV271CS-13

Diodes Incorporated · Operational Amplifier · SOIC-8

TLV271CS-13 from Diodes Incorporated, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 N/C unconnected No connection on this pin.
2 IN- input Inverting input of the op-amp.
3 IN+ input Non-inverting input of the op-amp.
4 GND power_in Ground pin, the reference for the supply and the voltage limits.
5 N/C unconnected No connection on this pin.
6 OUT output Output of the op-amp, rail-to-rail; absolute maximum output current range is ±100 mA.
7 VDD power_in Positive supply pin; recommended single-supply range is 2.7 V to 16 V, with a 16.5 V absolute maximum supply voltage.
8 N/C unconnected No connection on this pin.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOIC-8
Category Amplifiers
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VIO 0.5 5 mV VIC = VDD/2, VO = VDD/2, RS = 50Ω, RL = 10kΩ; +25°C 4
Large Signal Differential Voltage Gain AVD 97 106 dB VO(PP) = VDD/2, RL = 10kΩ; VDD = 2.7V; +25°C 4
Large Signal Differential Voltage Gain AVD 100 110 dB VO(PP) = VDD/2, RL = 10kΩ; VDD = 5V; +25°C 4
Large Signal Differential Voltage Gain AVD 100 115 dB VO(PP) = VDD/2, RL = 10kΩ; VDD = ±5V; +25°C 4
Common Mode Rejection Ratio CMRR 58 70 dB VIC = 0 to VDD -1.35V, RS = 50Ω; VDD = 2.7V; +25°C 4
Common Mode Rejection Ratio CMRR 65 80 dB VIC = 0 to VDD -1.35V, RS = 50Ω; VDD = 5V; +25°C 4
Common Mode Rejection Ratio CMRR 69 85 dB VIC = -5 to VDD -1.35V, RS = 50Ω; VDD = ±5V; +25°C 4
Input Offset Current IIO 1 60 pA VDD = 5V, VIC = VDD/2, VO = VDD/2, RS = 50Ω; +25°C 4
Input Offset Current IIO 100 pA VDD = 5V, VIC = VDD/2, VO = VDD/2, RS = 50Ω; +70°C 4
Input Bias Current IIB 1 60 pA +25°C 4
Input Bias Current IIB 100 pA +70°C 4
High Level Output Voltage VOH 2.55 2.58 V VIC = VDD/2, IOH = -1mA; VDD = 2.7V; +25°C 5
High Level Output Voltage VOH 4.9 4.93 V VIC = VDD/2, IOH = -1mA; VDD = 5V; +25°C 5
High Level Output Voltage VOH 4.92 4.96 V VIC = VDD/2, IOH = -1mA; VDD = ±5V; +25°C 5
High Level Output Voltage VOH 1.9 2.1 V VIC = VDD/2, IOH = -5mA; VDD = 2.7V; +25°C 5
High Level Output Voltage VOH 4.6 4.68 V VIC = VDD/2, IOH = -5mA; VDD = 5V; +25°C 5
High Level Output Voltage VOH 4.7 4.84 V VIC = VDD/2, IOH = -5mA; VDD = ±5V; +25°C 5
Low Level Output Voltage VOL 0.1 0.15 V VIC = VDD/2, IOL = 1mA; VDD = 2.7V; +25°C 5
Low Level Output Voltage VOL 0.05 0.1 V VIC = VDD/2, IOL = 1mA; VDD = 5V; +25°C 5
Low Level Output Voltage VOL -4.95 -4.92 V VIC = VDD/2, IOL = 1mA; VDD = ±5V; +25°C 5
Low Level Output Voltage VOL 0.5 0.7 V VIC = VDD/2, IOL = 5mA; VDD = 2.7V; +25°C 5
Low Level Output Voltage VOL 0.28 0.4 V VIC = VDD/2, IOL = 5mA; VDD = 5V; +25°C 5
Low Level Output Voltage VOL -4.84 -4.7 V VIC = VDD/2, IOL = 5mA; VDD = ±5V; +25°C 5
Supply Current (per op-amp) IDD 470 560 µA VO = VDD/2; VDD = 2.7V; +25°C 5
Supply Current (per op-amp) IDD 550 660 µA VO = VDD/2; VDD = 5V; +25°C 5
Supply Current (per op-amp) IDD 625 800 µA VO = VDD/2; VDD = 10V; +25°C 5
Power Supply Rejection Ratio (ΔVDD/ΔVIO) 70 80 dB VDD = 2.7V to 16V, VIC = VDD/2, No load; +25°C 5
Slew Rate at Unity Gain SR 1.2 2.1 V/µs VO(PP) = VDD/2, CL = 50pF, RL = 10kΩ; VDD = 2.7V; +25°C 6
Slew Rate at Unity Gain SR 1.25 2 V/µs VO(PP) = VDD/2, CL = 50pF, RL = 10kΩ; VDD = 5V; +25°C 6
Slew Rate at Unity Gain SR 1.3 2.2 V/µs VO(PP) = VDD/2, CL = 50pF, RL = 10kΩ; VDD = 10V; +25°C 6
Single Supply Voltage VDD 2.7 16 V Single supply; C grade 3
Split Supply Voltage VDD 1.35 8 V Split supply, printed ±1.35 to ±8; C grade 3
Common Mode Input Voltage VIC 0 V C grade; upper limit printed as VDD -1.35 V 3
Operating Free Air Temperature TA 0 70 °C C grade 3
Supply Voltage VDD 16.5 V Note 5: voltages referenced to ground 3
Input Current Range IIN -10 10 mA 3
Output Current Range IO -100 100 mA 3
Power Dissipation PD 396 mW TLV271 SO-8 (Note 6) 3
Operating Junction Temperature TJ 150 °C 3
Storage Temperature Range TST -65 150 °C 3
ESD HBM Protection 2 kV Human Body Model, 1.5kΩ in series with 100pF 3
ESD MM Protection 150 V Machine Model 3
Operating Temperature Range (C grade) TA 0 70 °C C grade 3
Thermal Resistance Junction-to-Ambient, SO-8 θJA 150 °C/W Soldered to PCB, still air ambient (Note 6) 3

CAD (KiCad official)

  • Symbol: TLV271CS-13
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tlv271cs-13-etched.step / tlv271cs-13-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv271cs-13.step / tlv271cs-13.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (17 pp, sha256 8cf65cdbd2b57641, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF