component

TLV2548IPW

Public Made by Adom

by adom

Texas Instruments Analog To Digital Converters (ADC), TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitiontlv2548ipwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLV2548IPW

Texas Instruments · Analog To Digital Converters (ADC) · TSSOP-20

TLV2548IPW from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SDO output The 3-state serial output presents the A/D result MSB first and stays high-impedance while CS is high and until the MSB is presented.
2 SDI input Serial data input, MSB (D15) first, where the first four bits decode as one of the 16 commands and SDI is disabled after the 4-bit counter reaches 16 clock edges or CS goes low-to-high.
3 SCLK input Input serial clock from the host that clocks SDI into the input register and can also serve as the conversion clock source; the device supports CPOL = 0.
4 EOC/(INT) output Programmed as EOC it goes low at the end of sampling and stays low until conversion completes, or programmed as INT its falling edge signals that data are ready for output.
5 VCC power_in Positive supply voltage.
6 A0 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
7 A1 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
8 A2 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
9 A3 input Analog signal input, internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
10 A4 input Analog signal input (TLV2548 only), internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
11 A5 input Analog signal input (TLV2548 only), internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
12 A6 input Analog signal input (TLV2548 only), internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
13 A7 input Analog signal input (TLV2548 only), internally multiplexed, with a driving source impedance that should be less than or equal to 1 kΩ.
14 CSTART input Sets the start of sampling: sampling begins at CSTART's falling edge and ends at its rising edge while CS is high, and the pin should be tied to VCC if not used.
15 GND power_in Ground return for the internal circuitry; all voltage measurements are referenced to GND.
16 PWDN input When held at logic zero both the analog and reference circuits are powered down, and the device restarts via an active CS, FS or CSTART after PWDN returns to logic one.
17 FS input DSP frame-sync input marking the start of a serial data frame; a high-to-low transition resets the 4-bit counter, and the pin should be tied to VCC if not used.
18 REFM input External reference input or internal reference decoupling; tie to analog ground when the internal reference is used.
19 REFP input External reference input or internal reference decoupling, with 10 µF and 0.1 µF shunt capacitors to REFM; the maximum input range is the difference between REFP and REFM when an external reference is used.
20 CS input Chip select: a high-to-low transition resets the internal 4-bit counter, enables SDI and takes SDO out of 3-state, and CS falling and rising edges should occur while SCLK is low for SPI.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Data Acquisition
Pins 20

CAD (KiCad official)

  • Symbol: TLV2548IPW
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: tlv2548ipw-etched.step / tlv2548ipw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv2548ipw.step / tlv2548ipw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (51 pp, sha256 0baf06c23013ca49, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF