TLV2464AMDREP from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	1OUT	output	Channel 1 rail-to-rail output with ±80 mA drive capability.
2	1IN−	input	Channel 1 inverting input; common-mode range extends beyond the supply rails.
3	1IN+	input	Channel 1 noninverting input; common-mode range extends beyond the supply rails.
4	VDD+	power_in	Positive supply; absolute maximum supply voltage is 6 V with respect to GND.
5	2IN+	input	Channel 2 noninverting input.
6	2IN−	input	Channel 2 inverting input.
7	2OUT	output	Channel 2 rail-to-rail output with ±80 mA drive capability.
8	3OUT	output	Channel 3 rail-to-rail output with ±80 mA drive capability.
9	3IN−	input	Channel 3 inverting input.
10	3IN+	input	Channel 3 noninverting input.
11	GND	power_in	Ground; reference for all voltage values except differential voltages.
12	4IN+	input	Channel 4 noninverting input.
13	4IN−	input	Channel 4 inverting input.
14	4OUT	output	Channel 4 rail-to-rail output with ±80 mA drive capability.

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	SOIC-14
Category	Operational Amplifier/Comparator
Pins	14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Input offset voltage	VIO		150	1500	µV	VDD = 3 V, VIC = 1.5 V, VO = 1.5 V, RS = 50 Ω, 25°C	5
Input offset voltage, full range	VIO			1700	µV	VDD = 3 V, Full range	5
Input offset current	IIO		2.8	7	nA	VDD = 3 V, VIC = 1.5 V, 25°C	5
Input bias current	IIB		4.4	14	nA	VDD = 3 V, VO = 1.5 V, VIC = 1.5 V, RS = 50 Ω, 25°C	5
High-level output voltage	VOH	2.9			V	VDD = 3 V, IOH = -2.5 mA, 25°C	5
High-level output voltage	VOH	2.7			V	VDD = 3 V, IOH = -10 mA, 25°C	5
Low-level output voltage	VOL			0.1	V	VDD = 3 V, VIC = 1.5 V, IOL = 2.5 mA, 25°C	5
Low-level output voltage	VOL			0.3	V	VDD = 3 V, VIC = 1.5 V, IOL = 10 mA, 25°C	5
Short-circuit output current, sourcing	IOS		50		mA	VDD = 3 V, Sourcing, 25°C	5
Short-circuit output current, sinking	IOS		40		mA	VDD = 3 V, Sinking, 25°C	5
Large-signal differential voltage amplification	AVD	90	105		dB	VDD = 3 V, RL = 10 kΩ, 25°C	5
Common-mode rejection ratio	CMRR	66	80		dB	VDD = 3 V, VICR = 0 V to 3 V, RS = 50 Ω, 25°C	5
Supply voltage rejection ratio	kSVR	80	85		dB	VDD = 2.7 V to 6 V, VIC = VDD/2, No load, 25°C	5
Supply current (per channel)	IDD		0.5	0.575	mA	VDD = 3 V, VO = 1.5 V, No load, 25°C	5
Supply current (per channel), full range	IDD			0.9	mA	VDD = 3 V, VO = 1.5 V, No load, Full range	5
Slew rate at unity gain	SR	1	1.6		V/µs	VDD = 3 V, VO(PP) = 2 V, CL = 160 pF, RL = 10 kΩ, 25°C	6
Input offset voltage	VIO		150	1500	µV	VDD = 5 V, VIC = 2.5 V, RS = 50 Ω, 25°C	7
Input offset voltage, full range	VIO			1700	µV	VDD = 5 V, Full range	7
Input offset current	IIO		0.3	7	nA	VDD = 5 V, VIC = 2.5 V, 25°C	7
Input offset current, full range	IIO			60	nA	VDD = 5 V, VIC = 2.5 V, Full range	7
Input bias current	IIB		1.3	14	nA	VDD = 5 V, VO = 2.5 V, VIC = 2.5 V, RS = 50 Ω, 25°C	7
Input bias current, full range	IIB			60	nA	VDD = 5 V, VO = 2.5 V, RS = 50 Ω, Full range	7
High-level output voltage	VOH	4.9			V	VDD = 5 V, IOH = -2.5 mA, 25°C	7
High-level output voltage	VOH	4.8			V	VDD = 5 V, IOH = -10 mA, 25°C	7
Low-level output voltage	VOL			0.1	V	VDD = 5 V, VIC = 2.5 V, IOL = 2.5 mA, 25°C	7
Low-level output voltage	VOL			0.2	V	VDD = 5 V, VIC = 2.5 V, IOL = 10 mA, 25°C	7
Short-circuit output current, sourcing	IOS		145		mA	VDD = 5 V, Sourcing, 25°C	7
Short-circuit output current, sinking	IOS		100		mA	VDD = 5 V, Sinking, 25°C	7
Large-signal differential voltage amplification	AVD	92	109		dB	VDD = 5 V, VIC = 2.5 V, VO = 1 V to 4 V, RL = 10 kΩ, 25°C	7
Common-mode rejection ratio	CMRR	71	85		dB	VDD = 5 V, VICR = 0 V to 5 V, RS = 50 Ω, 25°C	7
Supply current (per channel)	IDD		0.55	0.65	mA	VDD = 5 V, VO = 2.5 V, No load, 25°C	7
Supply current (per channel), full range	IDD			1	mA	VDD = 5 V, VO = 2.5 V, No load, Full range	7
Slew rate at unity gain	SR	1	1.6		V/µs	VDD = 5 V, VO(PP) = 2 V, CL = 160 pF, RL = 10 kΩ, 25°C	8
Temperature coefficient of input offset voltage	αVIO		2		µV/°C	VDD = 5 V, VO = 2.5 V, VIC = 2.5, RS = 50 Ω, 25°C	7
Gain-bandwidth product			6.4		MHz	VDD = 5 V, f = 10 kHz, RL = 10 kΩ, CL = 160 pF, 25°C	8
Supply voltage, single supply	VDD	2.7		6	V	Single supply	4
Supply voltage, split supply	VDD	-1.35		3	V	Split supply ±1.35 to ±3	4
Common-mode input voltage range	VICR	-0.2			V	Max is VDD+0.2 V	4
Shutdown high-level voltage	VIH	2			V	Relative to GND terminal	4
Shutdown low-level voltage	VIL			0.7	V	Relative to GND terminal	4
Operating free-air temperature	TA	-40		125	°C		4
Supply voltage	VDD			6	V	With respect to GND	3
Differential input voltage	VID	-0.2			V	-0.2 V to VDD + 0.2 V	3
Input current (any input)	II	-200		200	mA		3
Output current	IO	-175		175	mA		3
Operating free-air temperature range	TA	-55		125	°C		3
Maximum junction temperature	TJ			150	°C		3
Storage temperature range	Tstg	-65		150	°C		3
Thermal resistance junction-to-ambient, D (14), High K	θJA		86.2		°C/W	D (14), High K, 0 air flow	3
Thermal resistance junction-to-ambient, D (14), Low K	θJA		133.5		°C/W	D (14), Low K, 0 air flow	3

CAD (KiCad official)

Symbol: TLV2464AMDREP
Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
3D model: SOIC-14 (KiCad packages3D, STEP)
3D model files: tlv2464amdrep-etched.step / tlv2464amdrep-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv2464amdrep.step / tlv2464amdrep.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (33 pp, sha256 16cfc3429ae6873d, retrieved 2026-11-02, tier: manufacturer)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

TLV2464AMDREP

Verified TLV2464AMDREP

Verification log 1 record

3D Model

Symbol & Footprint

Schematic Symbol

PCB Footprint

Datasheet

README