component

TLV2462CP

Public Made by Adom

by adom

Texas Instruments Operational Amplifier, PDIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentamplifierstlv2462cpfactory-2.0.0extractor-text

Verified TLV2462CP

by Ray · last 31 Oct 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

31 Oct 2026RayPublished by the parts factory: tier mfr, 8 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: TLV2462CP · PDIP-8 · 8 pins
  • ✓copper: 8 copper pads, none touching another net
  • ✓datasheet: all 8 pin names found in the 76-page datasheet
  • ✓distributor: lcsc C1347707, digikey 2156-TLV2462CP-ND, mouser 595-TLV2462CP
  • ✓family: DIP-8_W7.62mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-7eqvtng3/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 8 pins = 8 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 8 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ tlv2462cp.kicad_sym✓ tlv2462cp.kicad_mod✓ tlv2462cp.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers tlv2462cp: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Publish 0.1.0 · Ray 2d ago
tlv2462cp-etched.glb Publish 0.1.0 · Ray 2d ago
tlv2462cp-etched.step tlv2462cp: factory component page (tier=mfr) · Ray 2d ago
tlv2462cp-hero.glb tlv2462cp: hero GLB from the etched model (keeps the MPN mark) · Ray 2d ago
tlv2462cp-hero.overlay.json Publish 0.1.0 · Ray 2d ago
tlv2462cp.glb Publish 0.1.0 · Ray 2d ago
tlv2462cp.kicad_mod Publish 0.1.0 · Ray 2d ago
tlv2462cp.kicad_sym Publish 0.1.0 · Ray 2d ago
tlv2462cp.lbr Publish 0.1.0 · Ray 2d ago
tlv2462cp.step Publish 0.1.0 · Ray 2d ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 2d ago

TLV2462CP

Texas Instruments · Operational Amplifier · PDIP-8

TLV2462CP from Texas Instruments, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OUT output Channel 1 rail-to-rail output with ±80 mA drive capability.
2 1IN− input Channel 1 inverting input; common-mode range extends beyond the supply rails.
3 1IN+ input Channel 1 non-inverting input; common-mode range extends beyond the supply rails.
4 GND power_in Ground (negative supply) reference; all voltages except differential are measured with respect to GND.
5 2IN+ input Channel 2 non-inverting input; common-mode range extends beyond the supply rails.
6 2IN− input Channel 2 inverting input; common-mode range extends beyond the supply rails.
7 2OUT output Channel 2 rail-to-rail output with ±80 mA drive capability.
8 VDD+ power_in Positive supply, 2.7 V to 6 V operation with absolute maximum supply voltage of 6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-8
Category Amplifiers
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VDD 6 V with respect to GND 6
Differential input voltage VID -0.2 V -0.2 V to VDD + 0.2 V 6
Input current (any input) II -200 200 mA 6
Output current IO -175 175 mA 6
Total input current into VDD+ II 175 mA 6
Total output current out of GND IO 175 mA 6
Operating free-air temperature, C suffix TA 0 70 °C 6
Maximum junction temperature TJ 150 °C 6
Storage temperature Tstg -65 150 °C 6
Lead temperature 260 °C 1,6 mm (1/16 inch) from case for 10 seconds 6
Junction-to-case thermal resistance, P (8) θJC 41 °C/W P (8) package 6
Junction-to-ambient thermal resistance, P (8) θJA 104 °C/W P (8) package 6
Supply voltage, single supply VDD 2.7 6 V Single supply 7
Supply voltage, split supply VDD -1.35 3 V Split supply, ±1.35 to ±3 7
Common-mode input voltage range VICR 0 V 0 to VDD 7
Operating free-air temperature, C-suffix TA 0 70 °C C-suffix 7
Shutdown high-level voltage VIH 2 V Relative to GND terminal 7
Shutdown low-level voltage VIL 0.7 V Relative to GND terminal 7
Input offset voltage VIO 500 2000 µV VDD=3 V, VIC=1.5 V, VO=1.5 V, RS=50 Ω, 25°C 7
Input offset voltage VIO 2200 µV VDD=3 V, VIC=1.5 V, VO=1.5 V, RS=50 Ω, Full range 7
Temperature coefficient of input offset voltage αVIO 2 µV/°C VDD=3 V, RS=50 Ω 7
Input offset current IIO 2.8 7 nA VDD=3 V, VIC=1.5 V, VO=1.5 V, RS=50 Ω, 25°C 7
Input offset current IIO 20 nA VDD=3 V, TLV246xC, Full range 7
Input bias current IIB 4.4 14 nA VDD=3 V, VIC=1.5 V, VO=1.5 V, RS=50 Ω, 25°C 7
Input bias current IIB 25 nA VDD=3 V, TLV246xC, Full range 7
High-level output voltage VOH 2.8 2.9 V VDD=3 V, IOH=-2.5 mA; 25°C typ, Full range min 7
High-level output voltage VOH 2.5 2.7 V VDD=3 V, IOH=-10 mA; 25°C typ, Full range min 7
Low-level output voltage VOL 0.1 0.2 V VDD=3 V, VIC=1.5 V, IOL=2.5 mA; 25°C typ, Full range max 7
Low-level output voltage VOL 0.3 0.5 V VDD=3 V, VIC=1.5 V, IOL=10 mA; 25°C typ, Full range max 7
Short-circuit output current, sourcing IOS 20 50 mA VDD=3 V, Sourcing; 25°C typ, Full range min 7
Short-circuit output current, sinking IOS 20 40 mA VDD=3 V, Sinking; 25°C typ, Full range min 7
Large-signal differential voltage amplification AVD 90 105 dB VDD=3 V, RL=10 kΩ, VO(PP)=1 V, 25°C 7
Large-signal differential voltage amplification AVD 89 dB VDD=3 V, RL=10 kΩ, VO(PP)=1 V, Full range 7
Common-mode rejection ratio CMRR 66 80 dB VDD=3 V, VICR=0 to 3 V, RS=50 Ω, 25°C 8
Common-mode rejection ratio CMRR 64 dB VDD=3 V, VICR=0 to 3 V, RS=50 Ω, TLV246xC, Full range 8
Supply voltage rejection ratio kSVR 80 85 dB VDD=2.7 V to 6 V, VIC=VDD/2, No load, 25°C 8
Supply voltage rejection ratio kSVR 75 dB VDD=2.7 V to 6 V, VIC=VDD/2, No load, Full range 8
Supply current (per channel) IDD 0.5 0.575 mA VDD=3 V, VO=1.5 V, No load, 25°C 8
Supply current (per channel) IDD 0.9 mA VDD=3 V, VO=1.5 V, No load, Full range 8
Slew rate at unity gain SR 0.9 1.6 V/µs VDD=3 V, VO(PP)=0.8 V, CL=160 pF, RL=10 kΩ, 25°C 8
Slew rate at unity gain SR 0.8 V/µs VDD=3 V, VO(PP)=0.8 V, CL=160 pF, RL=10 kΩ, Full range 8
Input offset voltage VIO 500 2000 µV VDD=5 V, VIC=2.5, VO=2.5 V, RS=50 Ω, 25°C 9
Input offset voltage VIO 2200 µV VDD=5 V, VIC=2.5, VO=2.5 V, RS=50 Ω, Full range 9
Input offset current IIO 0.3 7 nA VDD=5 V, VIC=2.5 V, VO=2.5 V, RS=50 Ω, 25°C 9
Input offset current IIO 15 nA VDD=5 V, TLV246xC, Full range 9
Input bias current IIB 1.3 14 nA VDD=5 V, VIC=2.5 V, VO=2.5 V, RS=50 Ω, 25°C 9
Input bias current IIB 30 nA VDD=5 V, TLV246xC, Full range 9
High-level output voltage VOH 4.8 4.9 V VDD=5 V, IOH=-2.5 mA; 25°C typ, Full range min 9
High-level output voltage VOH 4.7 4.8 V VDD=5 V, IOH=-10 mA; 25°C typ, Full range min 9
Low-level output voltage VOL 0.1 0.2 V VDD=5 V, VIC=2.5 V, IOL=2.5 mA; 25°C typ, Full range max 9
Low-level output voltage VOL 0.2 0.3 V VDD=5 V, VIC=2.5 V, IOL=10 mA; 25°C typ, Full range max 9
Short-circuit output current, sourcing IOS 60 145 mA VDD=5 V, Sourcing; 25°C typ, Full range min 9
Short-circuit output current, sinking IOS 60 100 mA VDD=5 V, Sinking; 25°C typ, Full range min 9
Large-signal differential voltage amplification AVD 92 109 dB VDD=5 V, VIC=2.5 V, VO=1 V to 4 V, RL=10 kΩ, 25°C 9
Large-signal differential voltage amplification AVD 90 dB VDD=5 V, VIC=2.5 V, VO=1 V to 4 V, RL=10 kΩ, Full range 9
Common-mode rejection ratio CMRR 71 85 dB VDD=5 V, VICR=0 V to 5 V, RS=50 Ω, 25°C 9
Common-mode rejection ratio CMRR 69 dB VDD=5 V, VICR=0 V to 5 V, RS=50 Ω, TLV246xC, Full range 9
Supply voltage rejection ratio kSVR 85 95 dB VDD=3 V to 5 V, VIC=VDD/2, No load, 25°C 9
Supply current (per channel) IDD 0.55 0.65 mA VDD=5 V, VO=2.5 V, No load, 25°C 9
Supply current (per channel) IDD 1 mA VDD=5 V, VO=2.5 V, No load, Full range 9
Slew rate at unity gain SR 0.9 1.6 V/µs VDD=5 V, VO(PP)=2 V, CL=160 pF, RL=10 kΩ, 25°C 10
Slew rate at unity gain SR 0.8 V/µs VDD=5 V, VO(PP)=2 V, CL=160 pF, RL=10 kΩ, Full range 10
Gain-bandwidth product 6.4 MHz VDD=5 V, f=10 kHz, RL=10 kΩ, CL=160 pF, 25°C 10

CAD (KiCad official)

  • Symbol: TLV2462CP
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: PDIP-8 (KiCad packages3D, STEP)
  • 3D model files: tlv2462cp-etched.step / tlv2462cp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv2462cp.step / tlv2462cp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (76 pp, sha256 8c30ab955a433bf3, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF